



# 1/4-Inch Digital Image Sensor

## AR0140AT Rev. 3 Data Sheet, Rev. A

For the latest data sheet, refer to Aptina's Web site: [www.apertina.com](http://www.apertina.com)

### Features

- Superior low-light performance
- Latest 3.0µm pixel with Aptina™ DR-Pix™ technology
- Linear or high dynamic range capture
- 1.0Mp and 720P (16:9) images
- Interleaved T1/T2 output
- Support for external mechanical shutter
- Support for external LED or xenon flash
- On-chip phase-locked loop (PLL) oscillator
- Integrated position-based color and lens shading correction
- Slave mode for precise frame-rate control
- Stereo/3D camera support
- Statistics engine
- Data interfaces: four-lane serial high-speed pixel interface (HiSPi™) differential signaling (SLVS and HiVCM), or parallel
- Auto black level calibration
- High-speed context switching
- Temperature sensor

### Applications

- Video surveillance
- Stereo vision
- Automotive scene viewing
- 720p60 video applications
- High dynamic range imaging

### General Description

Aptina's AR0140AT is a 1/4-inch CMOS digital image sensor with an active-pixel array of 1280Hx800V. It captures images in either linear or high dynamic range modes, with a rolling-shutter readout. It includes sophisticated camera functions such as in-pixel binning, windowing and both video and single frame modes. It is designed for both low light and high dynamic range scene performance. It is programmable through a simple two-wire serial interface. The AR0140AT produces extraordinarily clear, sharp digital pictures, and its ability to capture both continuous video and single frames makes it the perfect choice for a wide range of applications, including surveillance and HD video.

**Table 1: Key Parameters**

Parameter		Typical Value
Optical format		1/4-inch
Active pixels		1280(H) x 800(V) (entire array)
Pixel size		3.0µm x 3.0µm
Color filter array		RGB Bayer
Shutter type		Electronic rolling shutter and GRR
Input clock range		6 – 50 MHz
Output clock maximum		148.5 Mp/s (4-lane HiSPi) 74.25 Mp/s (Parallel)
Output	Serial	HiSPi, 12-, 14-, 16- or 20-bit
	Parallel	10-, 12-bit
Frame rate	720p	60 fps
Responsivity		4.0 V/lux-sec
SNR <sub>MAX</sub>		41 dB
Max Dynamic range		Up to 96 dB
Supply voltage	I/O	1.8 or 2.8V
	Digital	1.8 V
	Analog	2.8 V
	HiSPi	0.3V - 0.6V, 1.7V - 1.9V
Power consumption (typical)		326mW (Linear Mode 1280x720 60 fps) 372mW (HDR Mode 1280x720 60 fps)
Operating temperature (ambient) -T <sub>A</sub>		-40°C to 105°C
Package options		9x9mm 64 pin iBGA

### Ordering Information

**Table 2: Available Part Numbers**

Part Number	Description
AR0140AT3C00XUEA0-E	Color, iBGA, Engineering Sample
AR0140AT3C00XUEA0	Color, iBGA, Production
AR0140AT3C00XUEAD-E	Color, Demo Board, Engineering Sample
AR0140AT3C00XUEAH-E	Color, Header Board, Engineering Sample



## Table of Contents

Features .....	1
Applications .....	1
General Description .....	1
Ordering Information .....	1
General Description .....	6
Functional Overview .....	6
Pixel Data Format .....	11
Pixel Array Structure .....	11
Default Readout Order .....	12
Pixel Output Interfaces .....	13
Parallel Interface .....	13
Output Enable Control .....	13
Configuration of the Pixel Data Interface .....	13
High Speed Serial Pixel Data Interface .....	14
HiSPi Physical Layer .....	15
DLL Timing Adjustment .....	15
HiSPi Protocol Layer .....	16
Serial Configuration .....	17
Pixel Sensitivity .....	17
Gain Stages .....	19
Data Pedestals .....	20
High Dynamic Range Mode .....	20
Companding .....	20
HDR-Specific Exposure Settings .....	21
Motion Compensation .....	22
Reset .....	22
Hard Reset of Logic .....	22
Soft Reset of Logic .....	22
Clocks .....	22
Sensor PLL .....	22
VCO .....	22
Parallel PLL Configuration .....	23
Serial PLL Configuration .....	24
Stream/Standby Control .....	25
Soft Standby .....	25
Sensor Readout .....	26
Image Acquisition Modes .....	26
Window Control .....	26
Readout Modes .....	26
Horizontal Mirror .....	26
Vertical Flip .....	27
Subsampling .....	28
Sensor Frame Rate .....	30
Row Period ( $T_{ROW}$ ) .....	31
Row Periods Per Frame .....	31
Slave Mode .....	31
Frame Readout .....	35
Changing Sensor Modes .....	37
Register Changes .....	37
Real-Time Context Switching .....	37
Combi Mode .....	38



Compression .....	38
Temperature Sensor .....	39
Embedded Data and Statistics .....	40
Embedded Data .....	40
Embedded Statistics .....	40
Test Patterns .....	42
Solid Color .....	42
Vertical Color Bars .....	42
Walking 1s .....	42
Two-Wire Serial Register Interface .....	43
Protocol .....	43
Start Condition .....	43
Stop Condition .....	43
Data Transfer .....	43
Slave Address/Data Direction Byte .....	44
Message Byte .....	44
Acknowledge Bit .....	44
No-Acknowledge Bit .....	44
Typical Sequence .....	44
Single READ from Random Location .....	45
Single READ from Current Location .....	45
Sequential READ, Start from Random Location .....	46
Sequential READ, Start from Current Location .....	46
Single WRITE to Random Location .....	46
Sequential WRITE, Start at Random Location .....	47
Electrical Specifications .....	48
Two-Wire Serial Register Interface .....	48
I/O Timing .....	49
DC Electrical Characteristics .....	53
HiSpi Electrical Specifications .....	56
Power-Up Sequence .....	59
Power-Down Sequence .....	61
Package Drawings .....	62
Revision History .....	63



## List of Figures

Figure 1:	Block Diagram	6
Figure 2:	Typical Configuration: Serial Four-Lane HiSPi Interface	7
Figure 3:	Typical Configuration: Parallel Pixel Data Interface	8
Figure 4:	9 x 9 mm 64-Ball IBGA Package	9
Figure 5:	Pixel Array Description	11
Figure 6:	Pixel Color Pattern Detail (Top Right Corner)	12
Figure 7:	Imaging a Scene	12
Figure 8:	HiSPi Transmitter and Receiver Interface Block Diagram	14
Figure 9:	Timing Diagram	15
Figure 10:	Block Diagram of DLL Timing Adjustment	15
Figure 11:	Delaying the Clock with Respect to Data	16
Figure 12:	Delaying Data with Respect to the Clock	16
Figure 13:	Integration Control in ERS Readout	17
Figure 14:	Example of 8.33ms Integration in 16.6ms Frame	17
Figure 15:	Row Read and Row Reset Showing Fine Integration	18
Figure 16:	Row Integration Time is Greater Than the Frame Readout Time	18
Figure 17:	HDR Data Compression	20
Figure 18:	PLL Dividers Affecting VCO Frequency	22
Figure 19:	PLL for the Parallel Interface	23
Figure 20:	PLL for the Serial Interface	24
Figure 21:	Effect of Horizontal Mirror on Readout Order	27
Figure 22:	Effect of Vertical Flip on Readout Order	27
Figure 23:	Horizontal Binning in the AR0140AT Sensor	28
Figure 24:	Vertical Row Binning in the AR0140AT Sensor	28
Figure 25:	Frame Period Measured in Clocks	30
Figure 26:	Slave Mode Active State and Vertical Blanking	32
Figure 27:	Slave Mode Example with Equal Integration and Frame Readout Periods	33
Figure 28:	Slave Mode Example Where the Integration Period is Half of the Frame Readout Period	34
Figure 29:	Example of the Sensor Output of a 1280 x 720 Frame at 60 fps	35
Figure 30:	Example of the Sensor Output of a 1280 x 720 Frame at 30 fps	36
Figure 31:	Example of Changing the Sensor from Context A to Context B	38
Figure 32:	Frame Format with Embedded Data Lines Enabled	40
Figure 33:	Format of Embedded Statistics Output within a Frame	41
Figure 34:	Single READ from Random Location	45
Figure 35:	Single READ from Current Location	45
Figure 36:	Sequential READ, Start from Random Location	46
Figure 37:	Sequential READ, Start from Current Location	46
Figure 38:	Single WRITE to Random Location	46
Figure 39:	Sequential WRITE, Start at Random Location	47
Figure 40:	Two-Wire Serial Bus Timing Parameters	48
Figure 41:	I/O Timing Diagram	49
Figure 42:	Differential Output Voltage for Clock or Data Pairs	57
Figure 43:	Eye Diagram for Clock and Data Signals	58
Figure 44:	HiSPi Skew Between Data Signals Within the PHY	58
Figure 45:	Power Up	60
Figure 46:	Power Down	61
Figure 47:	63-Ball iBGA Package	62



## List of Tables

Table 1:	Key Parameters . . . . .	1
Table 2:	Available Part Numbers . . . . .	1
Table 3:	Pin Descriptions, 9 x 9 mm, 64-ball iBGA . . . . .	9
Table 4:	Output Enable Control . . . . .	13
Table 5:	Configuration of the Pixel Data Interface . . . . .	13
Table 6:	Knee Points for Compression from 16 Bits to 12 Bits . . . . .	21
Table 7:	Bit Operation After Linearization . . . . .	21
Table 8:	PLL Parameters for the Parallel Interface . . . . .	23
Table 9:	Example PLL Configuration for the Parallel Interface . . . . .	23
Table 10:	PLL Parameters for the Serial Interface . . . . .	24
Table 11:	Example PLL Configurations for the Serial Interface . . . . .	25
Table 12:	Available Skip and Bin Modes in the AR0140AT Sensor . . . . .	28
Table 13:	Configuration for Horizontal Subsampling . . . . .	29
Table 14:	Configuration for Vertical Subsampling . . . . .	29
Table 15:	Minimum Vertical Blanking Configuration . . . . .	31
Table 16:	Serial SYNC Codes Included with Each Protocol Included with the AR0140AT Sensor . . . . .	36
Table 17:	List of Configurable Registers for Context A and Context B . . . . .	37
Table 18:	A-Law Compression Table for 12-10 bits. . . . .	38
Table 19:	Test Pattern Modes. . . . .	42
Table 20:	Two-Wire Serial Bus Characteristics . . . . .	48
Table 21:	I/O Timing Characteristics ( 2.8V VDD_IO) . . . . .	50
Table 22:	I/O Timing Characteristics ( 1.8V VDD_IO) . . . . .	50
Table 23:	I/O Rise Slew Rate (2.8V VDD_IO) . . . . .	51
Table 24:	I/O Fall Slew Rate (2.8V VDD_IO) . . . . .	52
Table 25:	I/O Rise Slew Rate (1.8V VDD_IO) . . . . .	52
Table 26:	I/O Fall Slew Rate (1.8V VDD_IO). . . . .	52
Table 27:	DC Electrical Characteristics . . . . .	53
Table 28:	Absolute Maximum Ratings . . . . .	53
Table 29:	Operating Current Consumption in Parallel Output and Linear Mode . . . . .	54
Table 30:	Operating Current Consumption in Parallel Output and HDR Mode . . . . .	54
Table 31:	Operating Currents in HiSPi Output and Linear Mode . . . . .	54
Table 32:	Operating Current in HiSPi Output and HDR Mode. . . . .	55
Table 33:	Standby Current Consumption . . . . .	55
Table 34:	SLVS Power Supply and Operating Temperature . . . . .	56
Table 35:	SLVS Electrical DC Specification. . . . .	56
Table 36:	SLVS Electrical Timing Specification . . . . .	57
Table 37:	Channel, PHY, and Intra-PHY Skew . . . . .	58
Table 38:	Clock DLL Steps . . . . .	59
Table 39:	Data DLL Steps . . . . .	59
Table 40:	Power-Up Sequence. . . . .	60
Table 41:	Power-Down Sequence . . . . .	61

## General Description

The Aptina AR0140AT can be operated in its default mode or programmed for frame size, exposure, gain, and other parameters. The default mode output is a 720p-resolution image at 60 frames per second (fps). In linear mode, it outputs 12-bit raw data, using either the parallel or serial (HiSPi) output ports. In high dynamic range mode, it outputs 12-bit compressed data using parallel output. In HiSPi mode, 12- or 14-bit compressed, or 16-bit linearized data may be output. The device may be operated in video (master) mode or in single frame trigger mode.

FRAME\_VALID and LINE\_VALID signals are output on dedicated pins, along with a synchronized pixel clock in parallel mode.


The AR0140AT includes additional features to allow application-specific tuning: windowing and offset, auto black level correction, and on-board temperature sensor. Optional register information and histogram statistic information can be embedded in the first and last 2 lines of the image frame.

The sensor is designed to operate in a wide temperature range (–40°C to +105°C).

## Functional Overview


The AR0140AT is a progressive-scan sensor that generates a stream of pixel data at a constant frame rate. It uses an on-chip, phase-locked loop (PLL) that can be optionally enabled to generate all internal clocks from a single master input clock running between 6 and 50 MHz. The maximum output pixel rate is 148.5 Mp/s, corresponding to a clock rate of 74.25 MHz. Figure 1 shows a block diagram of the sensor.

**Figure 1: Block Diagram**



User interaction with the sensor is through the two-wire serial bus, which communicates with the array control, analog signal chain, and digital signal chain. The core of the sensor is a 1.1 Mp Active-Pixel Sensor array. The timing and control circuitry sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and reading that row, the pixels in the row integrate incident light. The exposure is controlled by varying the time interval between reset and readout. Once a row has been read, the data from the columns is sequenced through an analog signal chain (providing offset correction and gain), and then through an analog-to-digital converter (ADC). The output from the ADC is a 12-bit value for each pixel in the array. The ADC output passes through a digital processing signal chain (which provides further data path corrections and applies digital gain). The sensor also offers a high dynamic range mode of operation where multiple images are combined on-chip to produce a single image at 16-bit per pixel value. A compression mode is further offered to allow the 16-bit pixel value to be transmitted to the host system as a 12-bit value with close to zero loss in image quality.


**Figure 2: Typical Configuration: Serial Four-Lane HiSPi Interface**



- Notes:
1. All power supplies must be adequately decoupled.
  2. Aptina recommends a resistor value of 1.5kΩ, but a greater value may be used for slower two-wire speed.
  3. The parallel interface output pads can be left unconnected if the serial output interface is used.
  4. Aptina recommends that 0.1μF and 10μF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on layout and design considerations. Check the AR0140AT demo headboard schematics for circuit recommendations.


5. Aptina recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
6. I/O signals voltage must be configured to match VDD\_IO voltage to minimize any leakage currents.

**Figure 3: Typical Configuration: Parallel Pixel Data Interface**



- Notes:
1. All power supplies must be adequately decoupled.
  2. Aptina recommends a resistor value of 1.5kΩ, but a greater value may be used for slower two-wire speed.
  3. The serial interface output pads and VDDSLVS can be left unconnected if the parallel output interface is used.
  4. Aptina recommends that 0.1μF and 10μF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on layout and design considerations. Check the AR0140AT demo headboard schematics for circuit recommendations.
  5. Aptina recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
  6. I/O signals voltage must be configured to match VDD\_IO voltage to minimize any leakage currents.
  7. The EXTCLK input is limited to 6-50 MHz.



**Figure 4: 9 x 9 mm 64-Ball IBGA Package****Top View  
(Ball Down)****Table 3: Pin Descriptions, 9 x 9 mm, 64-ball iBGA**

Name	iBGA Pin	Type	Description
SLVS0_N	A2	Output	HiSPi serial data, lane 0, differential N.
SLVS0_P	A3	Output	HiSPi serial data, lane 0, differential P.
SLVS1_N	A4	Output	HiSPi serial data, lane 1, differential N.
SLVS1_P	A5	Output	HiSPi serial data, lane 1, differential P.
STANDBY	A8	Input	STANDBY (active high)
VDD_PLL	B1	Power	PLL power.
SLVSC_N	B2	Output	HiSPi serial DDR clock differential N.
SLVSC_P	B3	Output	HiSPi serial DDR clock differential P.
SLVS2_N	B4	Output	HiSPi serial data, lane 2, differential N.
SLVS2_P	B5	Output	HiSPi serial data, lane 2, differential P.
VAA	B7, B8	Power	Analog power.
EXTCLK	C1	Input	External input clock.
VDD_SLVS	C2	Power	0.3V-0.6V or 1.7V - 1.9V port to HiSPi Output Driver. Set the High_VCM (R0x306E[9]) bit to 1 when configuring VDD_SLVS to 1.7 – 1.9V.
SLVS3_N	C3	Output	HiSPi serial data, lane 3, differential N.

**Table 3: Pin Descriptions, 9 x 9 mm, 64-ball iBGA (continued)**


Name	iBGA Pin	Type	Description
SLVS3_P	C4	Output	HiSPi serial data, lane 3, differential P.
DGND	C5, D4, D5, E5, F5, G5, H5	Power	Digital ground.
VDD	A6, A7, B6, C6, D6	Power	Digital power.
AGND	C7, C8	Power	Analog ground.
SADDR	D1	Input	Two-Wire Serial address select. 0: 0x20. 1: 0x30
SCLK	D2	Input	Two-Wire Serial clock input.
SDATA	D3	I/O	Two-Wire Serial data I/O.
VGND_PIX	D7, D8	Power	Pixel power.
LINE_VALID	E1	Output	Asserted when DOUT line data is valid.
FRAME_VALID	E2	Output	Asserted when DOUT frame data is valid.
PIXCLK	E3	Output	Pixel clock out. DOUT is valid on rising edge of this clock.
VDD_IO	E6, F6, G6, H6, H7	Power	I/O supply power.
DOUT8	F1	Output	Parallel pixel data output.
DOUT9	F2	Output	Parallel pixel data output.
DOUT10	F3	Output	Parallel pixel data output.
DOUT11	F4	Output	Parallel pixel data output (MSB)
TEST	F7	Input	Manufacturing test enable pin (connect to DGND).
DOUT4	G1	Output	Parallel pixel data output.
DOUT5	G2	Output	Parallel pixel data output.
DOUT6	G3	Output	Parallel pixel data output.
DOUT7	G4	Output	Parallel pixel data output.
TRIGGER	G7	Input	Exposure synchronization input.
OE_BAR	G8	Input	Output enable (active LOW).
DOUT0	H1	Output	Parallel pixel data output (LSB)
DOUT1	H2	Output	Parallel pixel data output.
DOUT2	H3	Output	Parallel pixel data output.
DOUT3	H4	Output	Parallel pixel data output.
RESET_BAR	H8	Input	Asynchronous reset (active LOW). All settings are restored to factory default.
NC	E8		
FLASH	E4	Output	Flash control output.
NC	E7		
Reserved	F8		


## Pixel Data Format

### Pixel Array Structure

The AR0140AT pixel array consists of 1280 columns by 800 rows of optically active pixels. While the sensor's format is 1344x848, additional active columns and active rows are included for use when horizontal or vertical mirrored readout is enabled, to allow readout to start on the same pixel. The pixel adjustment is always performed for mono-chrome or color versions. The active area is surrounded with optically transparent dummy pixels to improve image uniformity within the active area. Not all dummy pixels or barrier pixels can be read out.


**Figure 5: Pixel Array Description**



**Figure 6: Pixel Color Pattern Detail (Top Right Corner)****Default Readout Order**

By convention, the sensor core pixel array is shown with pixel (0,0) in the top right corner (see Figure 6). This reflects the actual layout of the array on the die. Also, the first pixel data read out of the sensor in default condition is that of pixel (0, 0).

When the sensor is imaging, the active surface of the sensor faces the scene as shown in Figure 7. When the image is read out of the sensor, it is read one row at a time, with the rows and columns sequenced as shown in Figure 7.

**Figure 7: Imaging a Scene**



## Pixel Output Interfaces

### Parallel Interface

The parallel pixel data interface uses these output-only signals:

- FRAME\_VALID
- LINE\_VALID
- PIXCLK
- DOUT[11:0]

The parallel pixel data interface is disabled by default at power up and after reset. It can be enabled by programming R0x301A. Table 5 shows the recommended settings.

When the parallel pixel data interface is in use, the serial data output signals can be left unconnected. Set reset\_register [bit 12 (R0x301A[12] = 1)] to disable the serializer while in parallel output mode.

### Output Enable Control

When the parallel pixel data interface is enabled, its signals can be switched asynchronously between the driven and High-Z under pin or register control, as shown in Table 4.

**Table 4: Output Enable Control**

OE_BAR Pin	Drive Pins R0x301A[6]	Description
Disabled	0	Interface High-Z
Disabled	1	Interface driven
1	0	Interface High-Z
X	1	Interface driven
0	X	Interface driven

### Configuration of the Pixel Data Interface

Fields in R0x301A are used to configure the operation of the pixel data interface. The supported combinations are shown in Table 5.

**Table 5: Configuration of the Pixel Data Interface**

Serializer Disable R0x301 A[12]	Parallel Enable R0x301 A[7]	Description
0	0	Power up default. Serial pixel data interface and its clocks are enabled. Transitions to soft standby are synchronized to the end of frames on the serial pixel data interface.
1	1	Parallel pixel data interface, sensor core data output. Serial pixel data interface and its clocks disabled to save power. Transitions to soft standby are synchronized to the end of frames in the parallel pixel data interface.

## High Speed Serial Pixel Data Interface

The High Speed Serial Pixel (HiSPi) interface uses four data lanes and one clock as output.


- SLVSC\_P
- SLVSC\_N
- SLVS0\_P
- SLVS0\_N
- SLVS1\_P
- SLVS1\_N
- SLVS2\_P
- SLVS2\_N
- SLVS3\_P
- SLVS3\_N

The HiSPi interface supports three protocols, Streaming-S, Streaming-SP, and Packetized SP. The streaming protocols conform to a standard video application where each line of active or intra-frame blanking provided by the sensor is transmitted at the same length. The Packetized SP protocol will transmit only the active data ignoring line-to-line and frame-to-frame blanking data.

These protocols are further described in the High-Speed Serial Pixel (HiSPi™) Interface Protocol Specification V1.50.00.

The HiSPi interface building block is a unidirectional differential serial interface with four data and one double data rate (DDR) clock lanes. One clock for every four serial data lanes is provided for phase alignment across multiple lanes. Figure 8 shows the configuration between the HiSPi transmitter and the receiver.

**Figure 8: HiSPi Transmitter and Receiver Interface Block Diagram**




## HiSpi Physical Layer

The HiSpi physical layer is partitioned into blocks of four data lanes and an associated clock lane. Any reference to the PHY in the remainder of this document is referring to this minimum building block.

The PHY will serialize 12-, 14-, or 16-bit data words and transmit each bit of data centered on a rising edge of the clock, the second on the falling edge of the clock. Figure 9 shows bit transmission. In this example, the word is transmitted in order of MSB to LSB. The receiver latches data at the rising and falling edge of the clock.

**Figure 9: Timing Diagram**






## DLL Timing Adjustment

The specification includes a DLL to compensate for differences in group delay for each data lane. The DLL is connected to the clock lane and each data lane, which acts as a control master for the output delay buffers. Once the DLL has gained phase lock, each lane can be delayed in 1/8 unit interval (UI) steps. This additional delay allows the user to increase the setup or hold time at the receiver circuits and can be used to compensate for skew introduced in PCB design.

Delay compensation may be set for clock and/or data lines in the hispi\_timing register R0x31C0. If the DLL timing adjustment is not required, the data and clock lane delay settings should be set to a default code of 0x000 to reduce jitter, skew, and power dissipation.

**Figure 10: Block Diagram of DLL Timing Adjustment**



**Figure 11: Delaying the Clock with Respect to Data**

**Figure 12: Delaying Data with Respect to the Clock**


## HiSPi Protocol Layer

The HiSPi protocol is described the HiSPi Protocol Specification document.



## Serial Configuration


The serial format should be configured using R0x31AC. Refer to the AR0140AT Register Reference document for more detail regarding this register.

The serial\_format register (R0x31AE) controls which serial format is in use when the serial interface is enabled (reset\_register[12] = 0). The following serial formats are supported:

- 0x0304 - Sensor supports quad-lane HiSPi operation
- 0x0302 - Sensor supports dual-lane HiSPi operation

## Pixel Sensitivity

Figure 13: Integration Control in ERS Readout





A pixel's integration time is defined by the number of clock periods between a row's reset and read operation. Both the read followed by the reset operations occur within a row period ( $T_{ROW}$ ) where the read and reset may be applied to different rows. The read and reset operations will be applied to the rows of the pixel array in a consecutive order.

The coarse integration time is defined by the number of row periods ( $T_{ROW}$ ) between a row's reset and the row read. The row period is defined as the time between row read operations (see Sensor Frame Rate).

$$T_{COARSE} = T_{ROW} * \text{coarse\_integration\_time} \quad (\text{EQ 1})$$

Figure 14: Example of 8.33ms Integration in 16.6ms Frame




**Figure 15: Row Read and Row Reset Showing Fine Integration**

$$T_{FINE} = \text{fine\_integration\_time} / \text{clk\_pix} \quad (EQ 2)$$

The maximum allowed value for fine\_integration\_time is

$$\text{line\_length\_pck} - \text{fine\_integration\_time\_max\_margin} \quad (EQ 3)$$

**Figure 16: Row Integration Time is Greater Than the Frame Readout Time**

The minimum frame-time is defined by the number of row periods per frame and the row period. The sensor frame-time will increase if the *coarse\_integration\_time* is set to a value equal to or greater than the *frame\_length\_lines*.



## Gain Stages

The sensor analog gain stage will apply the same analog gain to each color channel. Digital gain can be configured to separate levels for each color channel.

The level of analog gain applied is controlled by the `coarse_gain` and `fine_gain` at R0x3060 analog gain register. The analog readout circuitry can be configured differently for each analog gain level. Total analog gain is  $(2^{\text{coarse\_gain}}) \times (1 + \text{fine\_gain}/16)$ , where `coarse_gain` = R0x3060[6:4], `fine_gain` = R0x3060[3:0]. Aptina recommends limiting maximum analog gain up to 12x gain at both linear and HDR mode for optimal image quality.

Each digital gain can be configured from a gain of 0 to 15.992 using R0x3056, R0x3058, R0x305A, R0x305C, and R0x305E digital gain registers. The digital gain supports 128 gain steps per 6dB of gain. The format of each digital gain register is “xxxx.yyyyyy” where “xxxx” refers an integer gain of 1 to 15 and “yyyyyy” is a fractional gain ranging from 0/128 to 127/128.

The sensor includes a digital dithering feature to reduce quantization noise resulting from using digital gain. It can be implemented by setting R0x30BA[5] to 1. The default value is 0.

## Data Pedestals

The data pedestal is a constant offset that is added to pixel values at the end of the datapath. The default offset is 168 and is a 12-bit offset. This offset matches the maximum range used by the corrections in the digital readout path. The purpose of the data pedestal is to convert negative values generated by the digital datapath into positive output data.

## High Dynamic Range Mode

By default, the sensor powers up in HDR Mode. The HDR scheme used is multi-exposure HDR. This allows the sensor to handle up to 96dB of dynamic range. In HDR mode, the sensor sequentially captures two exposures by maintaining two separate read and reset pointers that are interleaved within the rolling shutter readout. The intermediate pixel values are stored in line buffers while waiting for the two exposure values to be present. As soon as a pixel's two exposure values are available, they are combined to create a linearized 16-bit value for each pixel's response.

## Companding

The 16-bit linearized HDR image may be compressed to 12 bits using on-chip companding. Figure 19 illustrates the compression from 16- to 12-bits. Companding is enabled by setting R0x31D0. Table 6 shows the knee points for the different modes.

**Figure 17: HDR Data Compression**






Table 6: Knee Points for Compression from 16 Bits to 12 Bits

T1/T2 Exposure Ratio (R1) R0x3082[3:2]	P1	PouT1 = P1	P2	PouT2= (P2 - P1)/2 + 1024	P3	PouT3= (P3 - P2)/32 + 2560	PMAX	PouTMAX = (PMAX - P3)/64 + 3456
4x, 8x, 16x, 32x	2 <sup>10</sup>	1024	2 <sup>12</sup>	2560	2 <sup>15</sup>	3456	2 <sup>16</sup>	3968

As described in Table 6, the AR0140AT companding block operates on 16-bit input only. For the exposure ratios that do not result in 16-bits, bit shifting occurs before the data enters the companding block. As a result of the bit shift, data needs to be unshifted after linearization in order to obtain the proper image. Table 7 provides the bit operation that should occur to the data after linearization.

Table 7: Bit Operation After Linearization

ratio_t1_t2 (R0x3082[3:2])/ratio_t1_t2_cb (R0x3084[3:2])	Bit Shift Operation after Linearization
4x	Right shift 2 bits
8x	Right shift 1 bit
16x	No shift
32x	Left shift 1 bit

## HDR-Specific Exposure Settings

In HDR mode, pixel values are stored in line buffers while waiting for both exposures to be available for final pixel data combination. There are 51 line buffers used to store intermediate T1 data. Due to this limitation, the maximum coarse integration time possible for a given exposure ratio is equal to 51\*T1/T2 lines.

For example, if R0x3082[3:2] = 2, the sensor is set to have T1/T2 ratio = 16x. Therefore the maximum number of integration lines is 51\*16 = 816 lines. If coarse integration time is greater than this, the T2 integration time will stay at 51. The sensor will calculate the ratio internally, enabling the linearization to be performed. If companding is being used, then relinearization would still follow the programmed ratio. For example if the T1/T2 ratio was programmed to 16x but coarse integration was increased beyond 816 then one would still use the 16x relinearization formulas.

An additional limitation is the maximum number of exposure lines in relation to the frame\_length\_lines register. In linear mode, maximum coarse\_integration\_time = frame\_length\_lines - 1. However in HDR mode, since the coarse integration time register controls T1, the maximum coarse integration time is frame\_length\_lines - 52.

Putting the two criteria listed above together, the formula is as follows:

$$\text{maximum coarse\_integration\_time} = \text{minimum}(51 \times T1/T2, \text{frame\_length\_lines} - 52) \quad (\text{EQ 4})$$

In HDR mode, sub-line integration is not utilized. As such, fine integration time register changes will have no effect on the image.

There is a limitation of the minimum number of exposure lines, which is one row time for linear mode. In HDR mode, the minimum number of rows required is half of the ratio T1/T2.

## Motion Compensation

In typical multi-exposure HDR systems, motion artifacts can be created when objects move during the T1 or T2 integration time. When this happens, edge artifacts can potentially be visible and might look like a ghosting effect.

To correct this, the AR0140AT has special 2D motion compensation circuitry that detects motion artifacts and corrects the image.

The motion compensation feature can be enabled by setting R0x318C[14] = 1. Additional parameters are available to control the extent of motion detection and correction as per the requirements of the specific application. For more information, refer to the AR0140AT Register Reference document and the AR0140AT Developer Guide.

## Reset

The AR0140AT may be reset by the RESET\_BAR pin (active LOW) or the reset register.

### Hard Reset of Logic

The host system can reset the image sensor by bringing the RESET\_BAR pin to a LOW state. Alternatively, the RESET\_BAR pin can be connected to an external RC circuit for simplicity. Registers written via the two-wire interface will not be preserved following a hard reset.

### Soft Reset of Logic

Soft reset of logic is controlled by the R0x301A Reset register. Bit 0 is used to reset the digital logic of the sensor. Furthermore, by asserting the soft reset, the sensor aborts the current frame it is processing and starts a new frame. This bit is a self-resetting bit and also returns to “0” during two-wire serial interface reads.


## Clocks

The AR0140AT requires one clock input (EXTCLK).

## Sensor PLL

### VCO

**Figure 18: PLL Dividers Affecting VCO Frequency**




The sensor contains a phase-locked loop (PLL) that is used for timing generation and control. The required VCO clock frequency is attained through the use of a pre-PLL clock divider followed by a multiplier. The PLL multiplier should be an even integer. If an odd integer (M) is programmed, the PLL will default to the lower (M-1) value to maintain an

even multiplier value. The multiplier is followed by a set of dividers used to generate the output clocks required for the sensor array, the pixel analog and digital readout paths, and the output parallel and serial interfaces.

## Parallel PLL Configuration

**Figure 19: PLL for the Parallel Interface**



The maximum output of the parallel interface is 74.25 MPixel/s. The sensor will not use the  $F_{\text{SERIAL}}$ ,  $F_{\text{SERIAL\_CLK}}$ , or  $\text{CLK\_OP}$  when configured to use the parallel interface.

**Table 8: PLL Parameters for the Parallel Interface**


Parameter	Symbol	Min	Max	Unit
External Clock	EXTCLK	6	50	MHz
VCO Clock	$F_{\text{VCO}}$	384	768	MHz
Output Clock	CLK_OP		74.25	Mpixel/s

**Table 9: Example PLL Configuration for the Parallel Interface**

Parameter	Value	Output
$F_{\text{VCO}}$		445.5 MHz (Max)
vt_sys_clk_div	1	
vt_pix_clk_div	6	
CLK_OP		74.25 MPixel/s (= 445.5 MHz / 6)
Output pixel rate		74.25 MPixel/s

## Serial PLL Configuration

**Figure 20: PLL for the Serial Interface**



The sensor will use `op_sys_clk_div` and `op_pix_clk_div` to configure the output clock per lane (`CLK_OP`). The configuration will depend on the number of active lanes (1, 2, or 4) configured.

**Table 10: PLL Parameters for the Serial Interface**

Parameter	Symbol	Min	Max	Unit
External Clock	EXTCLK	6	50	MHz
VCO Clock	$F_{VCO}$	384	768	MHz
Readout Clock	CLK_PIX		74.25	Mpixel/s
Output Serial Data Rate Per Lane	$F_{SERIAL}$	300 (HiSPi)	600 (HiSPi)	Mbps
Output Serial Clock Speed Per Lane	$F_{SERIAL\_CLK}$	150 (HiSPi)	350 (HiSPi)	MHz

Configure the serial output so that it adheres to the following rules:

- The maximum data-rate per lane ( $F_{SERIAL}$ ) is 600Mbps/lane (HiSPi).
- Configure the output pixel rate per lane (`CLK_OP`) so that the sensor output pixel rate matches the peak pixel rate ( $2 \times CLK\_PIX$ ).
  - 4-lane:  $4 \times CLK\_OP = 2 \times CLK\_PIX = \text{Pixel Rate}$  (max: 148.5 Mpixel/s)
  - 2-lane:  $2 \times CLK\_OP = 2 \times CLK\_PIX = \text{Pixel Rate}$  (max: 74.25 Mpixel/s)



**Table 11: Example PLL Configurations for the Serial Interface**

Parameter	4-lane			2-lane	Units
	16-bit	14-bit	12-bit	12-bit	
$F_{VCO}$	594	519.75	445.5	445.5	MHz
vt_sys_clk_div	1	1	1	1	
vt_pix_clk_div	8	7	6	12	
op_sys_clk_div	1	1	1	1	
op_pix_clk_div	16	14	12	12	
$F_{SERIAL}$	594	519.75	445.5	445.5	MHz
$F_{SERIAL\_CLK}$	297	259.875	222.75	222.75	MHz
CLK_PIX	74.25	74.25	74.25	37.125	Mpixel/s
CLK_OP	37.125	37.125	37.125	37.125	Mpixel/s
Pixel Rate	148.5	148.5	148.5	74.25	Mpixel/s

## Stream/Standby Control

The sensor supports a soft standby mode. In this mode, the external clock can be optionally disabled to further minimize power consumption. If this is done, then the “Power-Up Sequence” on page 59 must be followed.

### Soft Standby

Soft Standby is a low-power state that is controlled through register R0x301A[2]. Depending on the value of R0x301A[4], the sensor will go to Standby after completion of the current frame readout. When the sensor comes back from Soft Standby, previously written register settings are still maintained. Soft Standby will not occur if the Trigger pin is held high.

A specific sequence needs to be followed to enter and exit from Soft Standby.

Entering Soft Standby:

1. Set R0x301A[12] = 1 if serial mode was used
2. Set R0x301A[2] = 0 and drive Trigger pin low.
3. Turn off external clock to further minimize power consumption

Exiting Soft Standby:

1. Enable external clock if it was turned off
2. Set R0x301A[2] = 1 or drive Trigger pin high.
3. Set R0x301A[12] = 0 if serial mode is used



## Sensor Readout

### Image Acquisition Modes

The AR0140AT supports two image acquisition modes:

- **Electronic rolling shutter (ERS) mode**  
This is the normal mode of operation. When the AR0140AT is streaming, it generates frames at a fixed rate, and each frame is integrated (exposed) using the ERS. When the ERS is in use, timing and control logic within the sensor sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and subsequently reading that row, the pixels in the row integrate incident light. The integration (exposure) time is controlled by varying the time between row reset and row readout. For each row in a frame, the time between row reset and row readout is the same, leading to a uniform integration time across the frame. When the integration time is changed (by using the two-wire serial interface to change register settings), the timing and control logic controls the transition from old to new integration time in such a way that the stream of output frames from the AR0140AT switches cleanly from the old integration time to the new while only generating frames with uniform integration. See “Changes to Integration Time” in the AR0140AT Register Reference.
- **Global reset mode**  
This mode can be used to acquire a single image at the current resolution. In this mode, the end point of the pixel integration time is controlled by an external electro-mechanical shutter, and the AR0140AT provides control signals to interface to that shutter.

The benefit of using an external electromechanical shutter is that it eliminates the visual artifacts associated with ERS operation. Visual artifacts arise in ERS operation, particularly at low frame rates, because an ERS image effectively integrates each row of the pixel array at a different point in time.


### Window Control

The sequencing of the pixel array is controlled by the `x_addr_start`, `y_addr_start`, `x_addr_end`, and `y_addr_end` registers.


### Readout Modes

#### Horizontal Mirror

When the `horiz_mirror` bit (`R0x3040[14]`) is set in the `read_mode` register, the order of pixel readout within a row is reversed, so that readout starts from `x_addr_end + 1` and ends at `x_addr_start`. Figure 21 on page 27 shows a sequence of 6 pixels being read out with `R0x3040[14] = 0` and `R0x3040[14] = 1`.

**Figure 21: Effect of Horizontal Mirror on Readout Order****Vertical Flip**


When the `vert_flip` bit (R0x3040[15]) is set in the `read_mode` register, the order in which pixel rows are read out is reversed, so that row readout starts from `y_addr_end` and ends at `y_addr_start`. Figure 30 shows a sequence of 6 rows being read out with R0x3040[15] = 0 and R0x3040[15] = 1.

**Figure 22: Effect of Vertical Flip on Readout Order**

## Subsampling


The AR0140AT supports subsampling. Subsampling allows the sensor to read out a smaller set of active pixels by either skipping, binning, or summing pixels within the readout window.

**Figure 23: Horizontal Binning in the AR0140AT Sensor**



Horizontal binning is achieved either in the pixel readout or the digital readout. The sensor will sample the combined 2x adjacent pixels within the same color plane.

**Figure 24: Vertical Row Binning in the AR0140AT Sensor**



Vertical row binning is applied in the pixel readout. Row binning can be configured as 2x rows within the same color plane.

Pixel skipping can be configured up to 2x in both the x-direction and y-direction. Skipping pixels in the x-direction will not reduce the row time. Skipping pixels in the y-direction will reduce the number of rows from the sensor effectively reducing the frame time. Skipping will introduce image artifacts from aliasing.

**Table 12: Available Skip and Bin Modes in the AR0140AT Sensor**

Subsampling Method	Horizontal	Vertical
Skipping	2x	2x
Binning	2x	2x

The sensor increments its x and y address based on the x\_odd\_inc and y\_odd\_inc value. The value indicates the addresses that are skipped after each pair of pixels or rows has been read.

The sensor will increment x and y addresses in multiples of 2. This indicates that a GreenR and Red pixel pair will be read together. As well, that the sensor will read a Gr-R row first followed by a B-Gb row.

$$x \text{ subsampling factor} = \frac{1 + x\_odd\_inc}{2} \quad (\text{EQ 5})$$

$$y \text{ subsampling factor} = \frac{1 + y\_odd\_inc}{2} \quad (\text{EQ 6})$$

A value of 1 is used for  $x\_odd\_inc$  and  $y\_odd\_inc$  when no pixel subsampling is indicated. In this case, the sensor is incrementing x and y addresses by 1 + 1 so that it reads consecutive pixel and row pairs. To implement a 2x skip in the x direction, the  $x\_odd\_inc$  is set to 3 so that the x address increment is 1+3, meaning that sensor will skip every other Gr-R pair.

**Table 13: Configuration for Horizontal Subsampling**

	<b>x_odd_inc</b>	<b>Restrictions</b>
No subsampling	x_odd_inc = 1 skip = (1+1)*0.5 = 1x	The horizontal FOV must be programmed to meet the following rule:  $\frac{x\_addr\_end - x\_addr\_start + 1}{(x\_odd\_inc + 1)/2} = \text{even number}$
Skip 2x	x_odd_inc = 3 skip = (1+3)*0.5 = 2x	
Analog Bin 2x	x_odd_inc = 3 skip = (1+3)*0.5 = 2x col_sf_bin_en = 1	
Digital Bin 2x	x_odd_inc = 3 skip = (1+3)*0.5 = 2x col_bin = 1	

**Table 14: Configuration for Vertical Subsampling**

	<b>y_odd_inc</b>	<b>Restrictions:</b>
No subsampling	y_odd_inc = 1 skip = (1+1)*0.5 = 1x row_bin = 0	The vertical FOV must be programmed to meet the following rule:  $\frac{y\_addr\_end - y\_addr\_start + 1}{(y\_odd\_inc + 1)/2} = \text{even number}$
Skip 2x	y_odd_inc = 3 skip = (1+3)*0.5 = 2x row_bin = 0	
Analog Bin 2x	y_odd_inc = 3 skip = (1+3)*0.5 = 2x row_bin = 1	

Note: In skip2 the window size has to be a multiple of 4.

## Sensor Frame Rate

The time required to read out an image frame ( $T_{\text{FRAME}}$ ) can be derived from the number of clocks required to output each image and the pixel clock.

The frame-rate is the inverse of the frame period.


$$\text{fps} = 1/T_{\text{FRAME}} \quad (\text{EQ 7})$$

The number of clocks can be simplified further into the following parameters:

- The number of clocks required for each sensor row (*line\_length\_pck*)  
This parameter also determines the sensor row period when referenced to the sensor readout clock. ( $T_{\text{ROW}} = \text{line\_length\_pck} \times 1/\text{CLK\_PIX}$ )
- The number of row periods per frame (*frame\_length\_lines*)
- An extra delay between frames used to achieve a specific output frame period (*extra\_delay*)

$$T_{\text{FRAME}} = 1/(\text{CLK\_PIX}) \times [\text{frame\_length\_lines} \times \text{line\_length\_pck} + \text{extra\_delay}] \quad (\text{EQ 8})$$

**Figure 25: Frame Period Measured in Clocks**





## Row Period ( $T_{\text{ROW}}$ )

*line\_length\_pck* will determine the number of clock periods per row and the row period ( $T_{\text{ROW}}$ ) when combined with the sensor readout clock. *line\_length\_pck* includes both the active pixels and the horizontal blanking time per row. The sensor utilizes two readout paths, as seen in Figure 1 on page 6, allowing the sensor to output two pixels during each pixel clock.

## Row Periods Per Frame

*frame\_length\_lines* determines the number of row periods ( $T_{\text{ROW}}$ ) per frame. This includes both the active and blanking rows. The minimum vertical blanking value is defined by the number of OB rows read per frame, two embedded data rows, and two blank rows.

$$\text{Minimum frame\_length\_lines} = \frac{y\_addr\_end - y\_addr\_start + 1}{(y\_odd\_inc + 1)/2} + \text{min\_vertical\_blanking} \quad (\text{EQ 9})$$

The sensor is configured to output frame information in two embedded data rows by setting R0x3064[8] to 1 (default). If R0x3064[8] is set to 0, the sensor will instead output two blank rows. The data configured in the two embedded rows is defined in two embedded rows of data at the top of the frame by setting R0x3064[7] and two rows of embedded statistics at the end of the frame by setting R0x3064[7] for exposure calculations. See the section on Embedded Data and Statistics.


**Table 15: Minimum Vertical Blanking Configuration**

R0x3180[7:4]	OB Rows	min_vertical_blanking <sup>1</sup>
0x8 (Default)	8 OB Rows	8 OB + 8 = 16
0x4	4 OB Rows	4 OB + 8 = 12
0x2	2 OB Rows	2 OB + 8 = 10

The locations of the OB rows, embedded rows, and blank rows within the frame readout are identified in Figure 26: “Slave Mode Active State and Vertical Blanking,” on page 32.

## Slave Mode

The slave mode feature of the AR0140AT supports triggering the start of a frame readout from a VD signal that is supplied from an external device. The slave mode signal allows for precise control of frame rate and register change updates. The VD signal is an edge triggered input to the trigger pin and must be at least 3 PIXCLK cycles wide.

**Figure 26: Slave Mode Active State and Vertical Blanking**


If the slave mode is disabled, the new frame will begin after the extra delay period is finished.

The slave mode will react to the rising edge of the input VD signal if it is in an active state. When the VD signal is received, the sensor will begin the frame readout and the slave mode will remain inactive for the period of one frame time plus 16 clock periods ( $T_{\text{FRAME}} + (16 / \text{CLK\_PIX})$ ). After this period, the slave mode will re-enter the active state and will respond to the VD signal.



**Figure 27: Slave Mode Example with Equal Integration and Frame Readout Periods**

The integration of the last row is started before the end of the programmed integration for the first row.




The row shutter and read operations will stop when the slave mode becomes active and is waiting for the VD signal. The following should be considered when configuring the sensor to use the slave mode:

1. The frame period ( $T_{\text{FRAME}}$ ) should be configured to be less than the period of the input VD signal. The sensor will disregard the input VD signal if it appears before the frame readout is finished.
2. If the sensor integration time is configured to be less than the frame period, then the sensor will not have reset all of the sensor rows before it begins waiting for the input VD signal. This error can be minimized by configuring the frame period to be as close as possible to the desired frame rate (period between VD signals).

**Figure 28: Slave Mode Example Where the Integration Period is Half of the Frame Readout Period**

The sensor read pointer will have paused at row 0 while the shutter pointer pauses at row  $N/2$ . The extra integration caused by the slave mode delay will only be seen by rows 0 to  $N/2$ . The example below is for a frame readout period of 16.6ms while the integration time is configured to 8.33ms.



When the slave mode becomes active, the sensor will pause both row read and row reset operations. (Note: The row integration period is defined as the period from row reset to row read.) The frame-time should therefore be configured so that the slave mode "wait period" is as short as possible. In the case where the sensor integration time is shorter than the frame time, the "wait period" will only increase the integration of the rows that have been reset following the last VD pulse.

The period between slave mode pulses must also be greater than the frame period. If the rising edge of the VD pulse arrives while the slave mode is inactive, the VD pulse will be ignored and will wait until the next VD pulse has arrived.

To enter slave mode:

1. While in soft-standby, set R0x30CE[4] = 1 to enter slave mode.
2. Enable the input pins (TRIGGER) by setting R0x301A[8] = 1.
3. Enable streaming by setting R0x301A[2] = 1.
4. Apply sync-pulses to the TRIGGER input.

## Frame Readout

The sensor readout begins with vertical blanking rows followed by the active rows. The frame readout period can be defined by the number of row periods within a frame (*frame\_length\_lines*) and the row period (*line\_length\_pck/clock\_pix*). The sensor will read the first vertical blanking row at the beginning of the frame period and the last active row at the end of the row period.

**Figure 29: Example of the Sensor Output of a 1280 x 720 Frame at 60 fps**

The frame valid and line valid signals mentioned in this diagram represent internal signals within the sensor. The SYNC codes represented in this diagram represent the HiSPi Streaming-SP protocol.




Figure 29 aligns the frame integration and readout operation to the sensor output. It also shows the sensor output using the HiSPi Streaming-SP protocol. Different sensor protocols will list different SYNC codes.


**Table 16: Serial SYNC Codes Included with Each Protocol Included with the AR0140AT Sensor**

Interface/Protocol	Start of Vertical Blanking Row (SOV)	Start of Frame (SOF)	Start of Active Line (SOL)	End of Line (EOL)	End of Frame (EOF)
Parallel	Parallel interface uses FRAME VALID (FV) and LINE VALID (LV) outputs to denote start and end of line and frame.				
HiSPi Streaming-S	Required	Unsupported	Required	Unsupported	Unsupported
HiSPi Streaming-SP	Required	Required	Required	Unsupported	Unsupported
HiSPi Packetized SP	Unsupported	Required	Required	Required	Required

Figure 30 illustrates how the sensor active readout time can be minimized while reducing the frame rate. 750 VB rows were added to the output frame to reduce the 1280 x 720 frame rate from 60 fps to 30 fps without increasing the delay between the readout of the first and last active row.

**Figure 30: Example of the Sensor Output of a 1280 x 720 Frame at 30 fps**

The frame valid and line valid signals mentioned in this diagram represent internal signals within the sensor. The SYNC codes represented in this diagram represent the HiSPi Streaming-SP protocol.





## Changing Sensor Modes

### Register Changes


All register writes are delayed by one frame. A register that is written to during the readout of frame  $n$  will not be updated to the new value until the readout of frame  $n+2$ . This includes writes to the sensor gain and integration registers.

### Real-Time Context Switching

In the AR0140AT, the user may switch between two full register sets A and B by writing to a context switch change bit in R0x30B0[13]. When the context switch is configured to context A the sensor will reference the context A registers. If the context switch is changed from A to B during the readout of frame  $n$ , the sensor will then reference the context B *coarse\_integration\_time* registers in frame  $n+1$  and all other context B registers at the beginning of reading frame  $n+2$ . The sensor will show the same behavior when changing from context B to context A.

**Table 17: List of Configurable Registers for Context A and Context B**

Context A		Context B	
Register Description	Address	Register Description	Address
coarse_integration_time	0x3012	coarse_integration_time_cb	0x3016
line_length_pck	0x300C	line_length_pck_cb	0x303E
frame_length_lines	0x300A	frame_length_lines_cb	0x30AA
row_bin	0x3040[12]	row_bin_cb	0x3040[10]
col_bin	0x3040[13]	col_bin_cb	0x3040[11]
fine_gain	0x3060[3:0]	fine_gain_cb	0x3060[11:8]
coarse_gain	0x3060[5:4]	coarse_gain_cb	0x3060[13:12]
x_addr_start	0x3004	x_addr_start_cb	0x308A
y_addr_start	0x3002	y_addr_start_cb	0x308C
x_addr_end	0x3008	x_addr_end_cb	0x308E
y_addr_end	0x3006	y_addr_end_cb	0x3090
y_odd_inc	0x30A6	y_odd_inc_cb	0x30A8
x_odd_inc	0x30A2	x_odd_inc_cb	0x30AE
green1_gain	0x3056	green1_gain_cb	0x30BC
blue_gain	0x3058	blue_gain_cb	0x30BE
red_gain	0x305A	red_gain_cb	0x30C0
green2_gain	0x305C	green2_gain_cb	0x30C2
global_gain	0x305E	global_gain_cb	0x30C4
operation_mode_ctrl	0x3082	operation_mode_ctrl_cb	0x3084
bypass_pix_comb	0x318E[13:12]	bypass_pix_comb_cb	0x318E[15:14]

**Figure 31: Example of Changing the Sensor from Context A to Context B**

## Combi Mode

To facilitate faster switching between linear and HDR modes, the AR0140AT includes a Combi Mode feature. When enabled, Combi Mode loads a single (HDR) sequencer. When switching from HDR to linear modes, the sequencer remains the same, but only the T1 image is output. While not optimized for linear mode operation, it allows faster mode switching as a new sequencer load is not needed. Combi Mode is enabled by setting bit R0x30BA[8]. See the AR0140AT Developer Guide for more information on Combi Mode.

## Compression

When the AR0140AT is configured for linear mode operation, the sensor can optionally compress 12-bit data to 10-bit using A-law compression. The compression is applied after the data pedestal has been added to the data. See “Data Pedestals” on page 20.

The A-law compression is disabled by default and can be enabled by setting R0x31D0 from “0” to “1”.

**Table 18: A-Law Compression Table for 12-10 bits**

Input Range	Input Values												Compressed Codeword									
	11	10	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
0 to 127	0	0	0	0	0	a	b	c	d	e	f	g	0	0	0	a	b	c	d	e	f	g
128 to 255	0	0	0	0	1	a	b	c	d	e	f	g	0	0	1	a	b	c	d	e	f	g
256 to 511	0	0	0	1	a	b	c	d	e	f	g	X	0	1	0	a	b	c	d	e	f	g
512 to 1023	0	0	1	a	b	c	d	e	f	g	X	X	0	1	1	a	b	c	d	e	f	g
1024 to 2047	0	1	a	b	c	d	e	f	g	h	X	X	1	0	a	b	c	d	e	f	g	h
2048 to 4095	1	a	b	c	d	e	f	g	h	X	X	X	1	1	a	b	c	d	e	f	g	h



## Temperature Sensor

The AR0140AT sensor has a built-in temperature sensor, accessible through registers, that is capable of measuring die junction temperature.

The temperature sensor can be enabled by writing R0x30B4[0]=1 and R0x30B4[4]=1. After this, the temperature sensor output value can be read from R0x30B2[9:0].

The value read out from the temperature sensor register is an ADC output value that needs to be converted downstream to a final temperature value in degrees Celsius. Since the PTAT device characteristic response is quite linear in the temperature range of operation required, a simple linear function in the format of the equation below can be used to convert the ADC output value to the final temperature in degrees Celsius.

$$Temperature = slope \times R0x30B2[9:0] + T_0 \quad (EQ\ 10)$$

For this conversion, a minimum of two known points are needed to construct the line formula by identifying the slope and y-intercept “ $T_0$ ”. These calibration values can be read from registers R0x30C6 and R0x30C8, which correspond to value read at 105°C and 55°C respectively. Once read, the slope and y-intercept values can be calculated and used in Equation 10.


For more information on the temperature sensor registers, refer to the AR0140AT Register Reference.

## Embedded Data and Statistics

The AR0140AT has the capability to output image data and statistics embedded within the frame timing. There are two types of information embedded within the frame readout.

- **Embedded Data:**  
If enabled, these are displayed on the two rows immediately before the first active pixel row is displayed.
- **Embedded Statistics:**  
If enabled, these are displayed on the two rows immediately after the last active pixel row is displayed.

**Figure 32: Frame Format with Embedded Data Lines Enabled**



## Embedded Data

The embedded data contains the configuration of the image being displayed. This includes all register settings used to capture the current frame. The registers embedded in these rows are as follows:

Line 1: Registers R0x3000 to R0x312F

Line 2: Registers R0x3136 to R0x31BE, R0x31D0 to R0x31FF

**Note:** All undefined registers will have a value of 0.

In parallel mode, since the pixel word depth is 12 bits/pixel, the sensor 16-bit register data will be transferred over 2 pixels where the register data will be broken up into 8 MSB and 8 LSB. The alignment of the 8-bit data will be on the 8 MSB bits of the 12-bit pixel word. For example, if a register value of 0x1234 is to be transmitted, it will be transmitted over two, 12-bit pixels as follows: 0x120, 0x340.

## Embedded Statistics

The embedded statistics contain frame identifiers and histogram information of the image in the frame. This can be used by downstream auto-exposure algorithm blocks to make decisions about exposure adjustment.




This histogram is divided into 244 bins with a bin spacing of 64 evenly spaced bins for digital code values 0 to  $2^8$ , 120 evenly spaced bins for values  $2^8$  to  $2^{12}$ , 60 evenly spaced bins for values  $2^{12}$  to  $2^{16}$ . In HDR with a 16x exposure ratio, this approximately corresponds to the T1 and T2 exposures respectively. The statistics found in line 2 are for backwards compatibility. It is recommended that auto exposure algorithms be developed using the histogram statistics on line 1.

The first pixel of each line in the embedded statistics is a tag value of 0x0B0. This signifies that all subsequent statistics data is 10 bit data aligned to the MSB of the 12-bit pixel.

Figure 33 summarizes how the embedded statistics transmission looks like. It should be noted that data, as shown in Figure 33, is aligned to the MSB of each word:

**Figure 33: Format of Embedded Statistics Output within a Frame**



The statistics embedded in these rows are as follows:

Line 1:

- 0x0B0 - identifier
- Register 0x303A - frame\_count
- Register 0x31D2 - frame ID
- Histogram data - histogram bins 0-243

Line 2:

- 0x0B0 (TAG)
- Mean
- Histogram Begin
- Histogram End
- Low End Histogram Mean
- Percentage of Pixels Below Low End Mean
- Normal Absolute Deviation

## Test Patterns

The AR0140AT has the capability of injecting a number of test patterns into the top of the datapath to debug the digital logic. With one of the test patterns activated, any of the datapath functions can be enabled to exercise it in a deterministic fashion. Test patterns are selected by Test\_Pattern\_Mode register (R0x3070). Only one of the test patterns can be enabled at a given point in time by setting the Test\_Pattern\_Mode register according to Table 19. When test patterns are enabled the active area will receive the value specified by the selected test pattern and the dark pixels will receive the value in Test\_Pattern\_Green (R0x3074 and R0x3078) for green pixels, Test\_Pattern\_Blue (R0x3076) for blue pixels, and Test\_Pattern\_Red (R0x3072) for red pixels. The noise pedestal offset at register 0x30FE impacts on the test pattern output, so the noise\_pedestal needs to be set as 0x0000 for normal test pattern output.

**Table 19: Test Pattern Modes**

Test_Pattern_Mode	Test Pattern Output
0	No test pattern (normal operation)
1	Solid color test pattern
2	100% Vertical Color Bars test pattern
3	Fade-to-Gray Vertical Color Bars test pattern
256	Walking 1s test pattern (12-bit)
512	Walking 1s test pattern (16-bit)

### Solid Color

When the color field mode is selected, the value for each pixel is determined by its color. Green pixels will receive the value in Test\_Pattern\_Green, red pixels will receive the value in Test\_Pattern\_Red, and blue pixels will receive the value in Test\_Pattern\_Blue.

### Vertical Color Bars

When the vertical color bars mode is selected, a typical color bar pattern will be sent through the digital pipeline.

### Walking 1s

When the walking 1s mode is selected, a walking 1s pattern will be sent through the digital pipeline. The first value in each row is 1.



## Two-Wire Serial Register Interface

The two-wire serial interface bus enables read/write access to control and status registers within the AR0140AT. The interface protocol uses a master/slave model in which a master controls one or more slave devices. The sensor acts as a slave device. The master generates a clock (SCLK) that is an input to the sensor and is used to synchronize transfers. Data is transferred between the master and the slave on a bidirectional signal (SDATA). SDATA is pulled up to VDD\_IO off-chip by a 1.5k $\Omega$  resistor. Either the slave or master device can drive SDATA LOW—the interface protocol determines which device is allowed to drive SDATA at any given time.

The protocols described in the two-wire serial interface specification allow the slave device to drive SCLKLOW; the AR0140AT uses SCLK as an input only and therefore never drives it LOW.

### Protocol

Data transfers on the two-wire serial interface bus are performed by a sequence of low-level protocol elements:

1. a (repeated) start condition
2. a slave address/data direction byte
3. an (a no) acknowledge bit
4. a message byte
5. a stop condition

The bus is idle when both SCLK and SDATA are HIGH. Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can generate the start and stop conditions.

### Start Condition

A start condition is defined as a HIGH-to-LOW transition on SDATA while SCLK is HIGH. At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a “repeated start” or “restart” condition.

### Stop Condition

A stop condition is defined as a LOW-to-HIGH transition on SDATA while SCLK is HIGH.

### Data Transfer

Data is transferred serially, 8 bits at a time, with the MSB transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for the slave address/data direction byte and for message bytes.

One data bit is transferred during each SCLK clock period. SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.



### Slave Address/Data Direction Byte

Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. A “0” in bit [0] indicates a WRITE, and a “1” indicates a READ. The default slave addresses used by the AR0140AT are 0x20 (write address) and 0x21 (read address) in accordance with the specification. Alternate slave addresses of 0x30 (write address) and 0x31 (read address) can be selected by enabling and asserting the SADDR input.

An alternate slave address can also be programmed through R0x31FC.

### Message Byte

Message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data.

### Acknowledge Bit

Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the SCLK clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases SDATA. The receiver indicates an acknowledge bit by driving SDATA LOW. As for data transfers, SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.

### No-Acknowledge Bit

The no-acknowledge bit is generated when the receiver does not drive SDATA LOW during the SCLK clock period following a data transfer. A no-acknowledge bit is used to terminate a read sequence.

### Typical Sequence

A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a read or a write, where a “0” indicates a write and a “1” indicates a read. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.

If the request was a WRITE, the master then transfers the 16-bit register address to which the WRITE should take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master then transfers the data as an 8-bit sequence; the slave sends an acknowledge bit at the end of the sequence. The master stops writing by generating a (re)start or stop condition.


If the request was a READ, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, the same way as with a WRITE request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, 8 bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The slave's internal register address is automatically incremented after every 8 bits are transferred. The data transfer is stopped when the master sends a no-acknowledge bit.



## Single READ from Random Location

This sequence (Figure 34) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8-bit read slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. Figure 34 shows how the internal register address maintained by the AR0140AT is loaded and incremented as the sequence proceeds.


**Figure 34: Single READ from Random Location**



## Single READ from Current Location

This sequence (Figure 35) performs a read using the current value of the AR0140AT internal register address. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences.

**Figure 35: Single READ from Current Location**






### Sequential READ, Start from Random Location

This sequence (Figure 36) starts in the same way as the single READ from random location (Figure 34). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until “L” bytes have been read.


**Figure 36: Sequential READ, Start from Random Location**



### Sequential READ, Start from Current Location

This sequence (Figure 37) starts in the same way as the single READ from current location (Figure 35). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until “L” bytes have been read.


**Figure 37: Sequential READ, Start from Current Location**



### Single WRITE to Random Location

This sequence (Figure 38) begins with the master generating a start condition. The slave address/data direction byte signals a WRITE and is followed by the HIGH then LOW bytes of the register address that is to be written. The master follows this with the byte of write data. The WRITE is terminated by the master generating a stop condition.


**Figure 38: Single WRITE to Random Location**



## Sequential WRITE, Start at Random Location

This sequence (Figure 39) starts in the same way as the single WRITE to random location (Figure 38). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte WRITES until “L” bytes have been written. The WRITE is terminated by the master generating a stop condition.

**Figure 39: Sequential WRITE, Start at Random Location**





## Electrical Specifications


Unless otherwise stated, the following specifications apply under the following conditions:

$V_{DD} = 1.8V - 0.10/+0.15$ ;  $V_{DD\_IO} = V_{DD\_PLL} = V_{AA} = V_{AA\_PIX} = 2.8V \pm 0.3V$ ;  
 $V_{DD\_SLVS} = 0.4V - 0.1/+0.2$ ;  $T_A = -30^{\circ}C$  to  $+85^{\circ}C$ ; output load = 10pF;  
 frequency = 74.25 MHz; HiSPi off.

### Two-Wire Serial Register Interface

The electrical characteristics of the two-wire serial register interface (SCLK, SDATA) are shown in Figure 40 and Table 20.

**Figure 40: Two-Wire Serial Bus Timing Parameters**



Note: Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register address are issued.

**Table 20: Two-Wire Serial Bus Characteristics**

$f_{EXTCLK} = 27$  MHz;  $V_{DD} = 1.8V$ ;  $V_{DD\_IO} = 2.8V$ ;  $V_{AA} = 2.8V$ ;  $V_{AA\_PIX} = 2.8V$ ;  
 $V_{DD\_PLL} = 2.8V$ ;  $V_{DD\_DAC} = 2.8V$ ;  $T_A = 25^{\circ}C$

Parameter	Symbol	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
SCLK Clock Frequency	$f_{SCL}$	0	100	0	400	kHz
Hold time (repeated) START condition						
After this period, the first clock pulse is generated	$t_{HD;STA}$	4.0	-	0.6	-	$\mu s$
LOW period of the SCLK clock	$t_{LOW}$	4.7	-	1.3	-	$\mu s$
HIGH period of the SCLK clock	$t_{HIGH}$	4.0	-	0.6	-	$\mu s$
Set-up time for a repeated START condition	$t_{SU;STA}$	4.7	-	0.6	-	$\mu s$
Data hold time	$t_{HD;DAT}$	0 <sup>4</sup>	3.45 <sup>5</sup>	0 <sup>6</sup>	0.9 <sup>5</sup>	$\mu s$
Data set-up time	$t_{SU;DAT}$	250	-	100 <sup>6</sup>	-	ns
Rise time of both SDATA and SCLK signals	$t_r$	-	1000	$20 + 0.1Cb^7$	300	ns
Fall time of both SDATA and SCLK signals	$t_f$	-	300	$20 + 0.1Cb^7$	300	ns
Set-up time for STOP condition	$t_{SU;STO}$	4.0	-	0.6	-	$\mu s$
Bus free time between a STOP and START condition	$t_{BUF}$	4.7	-	1.3	-	$\mu s$
Capacitive load for each bus line	$C_b$	-	400	-	400	pF
Serial interface input pin capacitance	$C_{IN\_SI}$	-	3.3	-	3.3	pF



**Table 20: Two-Wire Serial Bus Characteristics (continued)**

$f_{EXTCLK} = 27 \text{ MHz}$ ;  $V_{DD} = 1.8\text{V}$ ;  $V_{DD\_IO} = 2.8\text{V}$ ;  $V_{AA} = 2.8\text{V}$ ;  $V_{AA\_PIX} = 2.8\text{V}$ ;  
 $V_{DD\_PLL} = 2.8\text{V}$ ;  $V_{DD\_DAC} = 2.8\text{V}$ ;  $T_A = 25^\circ\text{C}$


Parameter	Symbol	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
SDATA max load capacitance	$C_{LOAD\_SD}$	-	30	-	30	pF
SDATA pull-up resistor	RSD	1.5	4.7	1.5	4.7	k $\Omega$

- Notes:
1. This table is based on I<sup>2</sup>C standard (v2.1 January 2000). Philips Semiconductor.
  2. Two-wire control is I<sup>2</sup>C-compatible.
  3. All values referred to  $V_{IHmin} = 0.9 V_{DD}$  and  $V_{ILmax} = 0.1 V_{DD}$  levels. Sensor EXCLK = 27 MHz.
  4. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the undefined region of the falling edge of SCLK.
  5. The maximum  $t_{HD;DAT}$  has only to be met if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCLK signal.
  6. A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{SU;DAT}$  250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLK signal. If such a device does stretch the LOW period of the SCLK signal, it must output the next data bit to the SDATA line  $t_r \text{ max} + t_{SU;DAT} = 1000 + 250 = 1250 \text{ ns}$  (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCLK line is released.
  7.  $C_b$  = total capacitance of one bus line in pF.

## I/O Timing

By default, the AR0140AT launches pixel data, FV, and LV with the falling edge of PIXCLK. The expectation is that the user captures DOUT[11:0], FV, and LV using the rising edge of PIXCLK.

See Figure 41 for I/O timing diagram.

**Figure 41: I/O Timing Diagram**



**Table 21: I/O Timing Characteristics ( 2.8V VDD\_IO)**  
Conditions:  $f_{PIXCLK}=37.125$  MHz (720P30fps; VDD\_IO = 2.8V

Symbol	Definition	Condition	Min	Typ	Max	Unit
$f_{EXTCLK1}$	Input clock frequency	PLL enabled	6	—	50	MHz
$t_{EXTCLK1}$	Input clock period	PLL enabled	20	—	166	ns
$t_R$	Input clock rise time		—	3	—	ns
$t_F$	Input clock fall time		—	3	—	ns
$t_{RR}$	PIXCLK rise time	PCLK slew rate setting= 2	2.0	3.5	6.4	ns
$t_{FP}$	PIXCLK fall time	PCLK slew rate setting= 2	1.9	3.3	6.2	ns
	Clock duty cycle		45	50	55	%
$t_{JITTER2}$	Input clock jitter at 27 MHz		—	—	600	ps
$f_{PIXCLK}$	PIXCLK frequency	default PLL configuration	6	37.125	74.25	MHz
$t_{PD}$	PIXCLK to Data[11:0]	PCLK slew rate setting=2 parallel slew rate setting= 4	-2.0	—	5.9	ns
$t_{PFH}$	PIXCLK to FV high	PCLK slew rate setting=2 parallel slew rate setting=2	-0.9	—	4.4	ns
$t_{PLH}$	PIXCLK to LV high	PCLK slew rate setting=2 parallel slew rate setting=2	-0.8	—	4.6	ns
$t_{PFL}$	PIXCLK to FV low	PCLK slew rate setting=2 parallel slew rate setting=2	-1.5	—	3.1	ns
$t_{PLL}$	PIXCLK to FV low	PCLK slew rate setting=2 parallel slew rate setting=2	-1.5	—	3.3	ns
$C_{LOAD}$	Output load capacitance		—	30	—	pF
$C_{IN}$	Input pin capacitance		—	2.5	—	pF

Note: Slew rate setting = 2 for PIXCLK  
Slew rate setting = 2 for parallel ports

**Table 22: I/O Timing Characteristics ( 1.8V VDD\_IO)**  
Conditions:  $f_{PIXCLK} = 37.125$  MHz(720P30fps;) VDD\_IO = 1.8V

Symbol	Definition C	Condition	Min	Typ	Max	Unit
$f_{EXTCLK1}$	Input clock frequency	PLL enabled	6	—	50	MHz
$t_{EXTCLK1}$	Input clock period	PLL enabled	20	—	166.6666667	ns
$t_R$	Input clock rise time		—	3	—	ns
$t_F$	Input clock fall time		—	3	—	ns
$t_{RR}$	PIXCLK rise time	PCLK slew rate setting=2	3.2	5.6	9.5	ns
$t_{FP}$	PIXCLK fall time	PCLK slew rate setting=2	2.9	5.0	8.8	ns
	Clock duty cycle		45	50	55	%
$t_{JITTER2}$	Input clock jitter at 27 MHz		—	—	600	ps
$f_{PIXCLK}$	PIXCLK frequency	Default PLL configuration	6	37.125	74.25	MHz
$t_{PD}$	PIXCLK to Data[11:0]	PCLK slew rate setting=2 Parallel slew rate setting=2	-2.2	—	5.9	ns
$t_{PFH}$	PIXCLK to FV high	PCLK slew rate setting=2 Parallel slew rate setting=2	-0.9	—	4.5	ns
$t_{PLH}$	PIXCLK to LV high	PCLK slew rate setting=2 Parallel slew rate setting=2	-0.9	—	4.6	ns
$t_{PFL}$	PIXCLK to FV low	PCLK slew rate setting=2 Parallel slew rate setting=2	-1.7	—	3.1	ns



**Table 22: I/O Timing Characteristics (1.8V VDD\_IO)**  
Conditions:  $f_{PIXCLK} = 37.125 \text{ MHz}$ (720P30fps;)  $V_{DD\_IO} = 1.8V$

Symbol	Definition C	Condition	Min	Typ	Max	Unit
$t_{PLL}$	PIXCLK to FV low	PCLK slew rate setting=2 Parallel slew rate setting=2	-1.6	–	3.4	ns
$C_{LOAD}$	Output load capacitance		–	30	–	pF
$C_{IN}$	Input pin capacitance		–	2.5	–	pF

Note: Slew rate setting = 2 for PIXCLK  
Slew rate setting = 2 for parallel ports

**Table 23: I/O Rise Slew Rate (2.8V VDD\_IO)**

Parallel Slew Rate (R0x306E[15:13])	Conditions	Min	Typ	Max	Units
7	Default	0.83	1.38	2.1	V/ns
6	Default	0.71	1.2	1.84	V/ns
5	Default	0.64	1.07	1.65	V/ns
4	Default	0.56	0.94	1.44	V/ns
3	Default	0.47	0.79	1.21	V/ns
2	Default	0.39	0.64	0.98	V/ns
1	Default	0.29	0.48	0.74	V/ns
0	Default	0.2	0.32	0.49	V/ns

Note: 30pf loads at nominal voltages.

**Table 24: I/O Fall Slew Rate (2.8V VDD\_IO)**

Parallel Slew Rate (R0x306E[15:13])	Conditions	Min	Typ	Max	Units
7	Default	0.76	1.25	1.85	V/ns
6	Default	0.67	1.12	1.68	V/ns
5	Default	0.61	1.04	1.56	V/ns
4	Default	0.55	0.93	1.41	V/ns
3	Default	0.48	0.81	1.23	V/ns
2	Default	0.4	0.67	1.03	V/ns
1	Default	0.31	0.52	0.79	V/ns
0	Default	0.21	0.35	0.54	V/ns

Note: 30pf loads at nominal voltages.

**Table 25: I/O Rise Slew Rate (1.8V VDD\_IO)**

Parallel Slew Rate (R0x306E[15:13])	Conditions	Min	Typ	Max	Units
7	Default	0.32	0.51	0.85	V/ns
6	Default	0.28	0.44	0.75	V/ns
5	Default	0.25	0.4	0.68	V/ns
4	Default	0.23	0.36	0.6	V/ns
3	Default	0.2	0.31	0.51	V/ns
2	Default	0.17	0.26	0.41	V/ns
1	Default	0.13	0.2	0.32	V/ns
0	Default	0.09	0.13	0.21	V/ns

Note: 30pf loads at nominal voltages.

**Table 26: I/O Fall Slew Rate (1.8V VDD\_IO)**

Parallel Slew Rate (R0x306E[15:13])	Conditions	Min	Typ	Max	Units
7	Default	0.32	0.53	0.87	V/ns
6	Default	0.28	0.47	0.77	V/ns
5	Default	0.26	0.43	0.71	V/ns
4	Default	0.24	0.39	0.64	V/ns
3	Default	0.21	0.34	0.56	V/ns
2	Default	0.18	0.29	0.47	V/ns
1	Default	0.14	0.22	0.36	V/ns
0	Default	0.1	0.16	0.25	V/ns

Note: 30pf loads at nominal voltages.



## DC Electrical Characteristics

The DC electrical characteristics are shown in the tables below.

**Table 27: DC Electrical Characteristics**

Symbol	Definition	Condition	Min	Typ	Max	Unit
VDD	Core digital voltage		1.7	1.8	1.95	V
VDD_IO	I/O digital voltage		1.7/2.5	1.8/2.8	1.9/3.1	V
VAA	Analog voltage		2.5	2.8	3.1	V
VAA_PIX	Pixel supply voltage		2.5	2.8	3.1	V
VDD_PLL	PLL supply voltage		2.5	2.8	3.1	V
VDD_SLVS	HiSPi supply voltage		0.3	0.4	0.6	V
VIH	Input HIGH voltage		VDD_IO*0.7	—	—	V
VIL	Input LOW voltage		—	—	VDD_IO*0.3	V
IIN	Input leakage current	No pull-up resistor; VIN = VDD_IO or DGND	20	—	—	μA
VOH	Output HIGH voltage		VDD_IO-0.3	—	—	V
VOL	Output LOW voltage		—	—	0.4	V
IOH	Output HIGH current	At specified VOH	-22	—	—	mA
IOL	Output LOW current	At specified VOL	—	—	22	mA

**Caution** Stresses greater than those listed in Table 28 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**Table 28: Absolute Maximum Ratings**

Symbol	Definition	Condition	Min	Max	Unit
VDD_MAX	Core digital voltage		-0.3	2.4	V
VDD_IO_MAX	I/O digital voltage		-0.3	4	V
VAA_MAX	Analog voltage		-0.3	4	V
VAA_PIX	Pixel supply voltage		-0.3	4	V
VDD_PLL	PLL supply voltage		-0.3	4	V
VDD_SLVS_MAX	HiSPi I/O digital voltage		-0.3	2.4	V
t <sub>ST</sub>	Storage temperature		-40	150	°C

**Note:** Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 29: Operating Current Consumption in Parallel Output and Linear Mode**

Definition	Condition	Symbol	Min	Typ	Max	Unit
Digital operating current	Streaming, 1280x720 60 fps	IDD1	–	120	140	mA
I/O digital operating current	Streaming, 1280x720 60 fps	IDD_IO	–	18	25	mA
Analog operating current	Streaming, 1280x720 60 fps	IAA	–	20	26	mA
Pixel supply current	Streaming, 1280x720 60 fps	IAA_PIX	–	1.7	2	mA
PLL supply current	Streaming, 1280x720 60 fps	IDD_PLL	–	6	8	mA

Notes: 1. Operating currents are measured at the following conditions:  
 $V_{AA} = V_{AA\_PIX} = V_{DD\_PLL} = 2.8V$   
 $V_{DD} = V_{DD\_IO} = 1.8V$   
 PLL Enabled and PIXCLK = 74.25 Mhz  
 $T_A = 25^\circ C$

**Table 30: Operating Current Consumption in Parallel Output and HDR Mode**

Definition	Condition	Symbol	Min	Typ	Max	Unit
Digital operating current	Streaming, 1280x720 60 fps	IDD	–	120	140	mA
I/O digital operating current	Streaming, 1280x720 60 fps	IDD_IO	–	18	25	mA
Analog operating current	Streaming, 1280x720 60 fps	IAA	–	35	45	mA
Pixel supply current	Streaming, 1280x720 60 fps	IAA_PIX	–	3	4	mA
PLL supply current	Streaming, 1280x720 60 fps	IDD_PLL	–	6	8	mA

Notes: 1. Operating currents are measured at the following conditions:  
 $V_{AA} = V_{AA\_PIX} = V_{DD\_PLL} = 2.8V$   
 $V_{DD} = V_{DD\_IO} = 1.8V$   
 PLL Enabled and PIXCLK = 74.25 MHz  
 $T_A = 25^\circ C$

**Table 31: Operating Currents in HiSPi Output and Linear Mode**

Definition	Condition	Symbol	Min	Typ	Max	Unit
Digital Operating Current	Streaming, 1280x720 60 fps	IDD	–	120	140	mA
Analog operating current	Streaming, 1280x720 60 fps	IAA	–	20	26	mA
Pixel Supply Current	Streaming, 1280x720 60 fps	IAA_PIX	–	1.7	2	mA
PLL Supply Current	Streaming, 1280x720 60 fps	IDD_PLL	–	7	9	mA
SLVS Supply Current	Streaming, 1280x720 60 fps	IDD_SLVS	–	8	15	mA
HiVCM Supply Current	Streaming, 1280x720 60 fps	IDD	–	22	25	mA

Notes: 1. Operating currents are measured at the following conditions:  
 $V_{AA} = V_{AA\_PIX} = V_{DD\_PLL} = 2.8V$   
 $V_{DD} = V_{DD\_IO} = 1.8V$   
 $V_{DD\_SLVS} = 1.8V$  for HiVCM and  $= 0.4V$  for SLVS  
 PLL Enabled and PIXCLK = 74.25MHz  
 $T_A = 25^\circ C$

**Table 32: Operating Current in HiSpi Output and HDR Mode**

Definition	Condition	Symbol	Min	Typ	Max	Unit
Digital Operating Current	Streaming, 1280x720 60 fps	IDD	—	140	170	mA
Analog operating current	Streaming, 1280x720 60 fps	IAA	—	35	45	mA
Pixel Supply Current	Streaming, 1280x720 60 fps	IAA_PIX	—	3	4	mA
PLL Supply Current	Streaming, 1280x720 60 fps	IDD_PLL	—	12	15	mA
SLVS Supply Current	Streaming, 1280x720 60 fps	IDD_SLVS	—	8	15	mA
HiVCM Supply Current	Streaming, 1280x720 60 fps	IDD	—	22	25	mA

Notes: 1. Operating currents are measured at the following conditions:  
 $V_{AA} = V_{AA\_PIX} = V_{DD\_PLL} = 2.8V$   
 $V_{DD} = V_{DD\_IO} = 1.8V$   
 $V_{DD\_SLVS} = 1.8V$  for HiVCM and  $0.4V$  for SLVS  
 PLL Enabled and PIXCLK=74.25MHz  
 $T_A = 25^\circ C$

**Table 33: Standby Current Consumption**

Definition	Condition	Symbol	Min	Typ	Max	Unit
Soft standby (clock off)	Analog, 2.8V	-	—	0	0.1	mA
	Digital, 1.8V	-	—	0.1	0.25	mA
Soft standby (clock on)	Analog, 2.8V	-	—	0.01	0.2	mA
	Digital, 1.8V	-	—	26	30	mA

Notes: 1. Analog =  $V_{AA} + V_{AA\_PIX} + V_{DD\_PLL}$   
 2. Digital =  $V_{DD\_IO} + V_{DD\_SLVS}$



## HiSPi Electrical Specifications

**Note:** Refer to “High-Speed Serial Pixel Interface Physical Layer Specification v2.00.00” for further explanation of the HiSPi transmitter specification. The electrical specifications below supersede those given in the HiSPi Physical Layer Specification.

**Table 34: SLVS Power Supply and Operating Temperature**

Parameter	Symbol	Min	Typ	Max	Unit
SLVS Current Consumption <sup>1, 2</sup>	IDD_TX			18	mA
HiSPi PHY Current Consumption <sup>1, 2</sup>	IDD_HiSPi			45	mA
Operating temperature <sup>3</sup>	TA	-40		105	°C

Notes: 1. Temperature of 25°C  
2. Up to 600 Mbps

**Table 35: SLVS Electrical DC Specification**


Parameter	Symbol	Min	Typ	Max	Unit
SLVS DC mean common mode voltage	V <sub>CM</sub>	0.45*V <sub>DD_TX</sub>	0.5*V <sub>DD_TX</sub>	0.55*V <sub>DD_TX</sub>	V
SLVS DC mean differential output voltage	V <sub>OD</sub>	0.36*V <sub>DD_TX</sub>	0.5*V <sub>DD_TX</sub>	0.64*V <sub>DD_TX</sub>	V
Change in V <sub>CM</sub> between logic 1 and 0	ΔV <sub>CM</sub>			25	mV
Change in  V <sub>OD</sub>   between logic 1 and 0	V <sub>OD</sub>			25	mV
V <sub>OD</sub> noise margin	NM			±30	%
Difference in V <sub>CM</sub> between any two channels	ΔV <sub>CM</sub>			50	mV
Difference in V <sub>OD</sub> between any two channels	ΔV <sub>OD</sub>			100	mV
Common-mode AC Voltage (pk) without V <sub>CM</sub> cap termination	V <sub>CM_AC</sub>			50	mV
Common-mode AC Voltage (pk) with V <sub>CM</sub> cap termination	V <sub>CM_AC</sub>			30	mV
Maximum overshoot peak  V <sub>OD</sub>	V <sub>OD_AC</sub>			1.3* V <sub>OD</sub>	V
Maximum overshoot V <sub>diff</sub> pk-pk	V <sub>diff_pkpk</sub>			2.6*V <sub>OD</sub>	V
Single-ended output impedance	R <sub>O</sub>	35	50	70	Ω
Output Impedance Mismatch	ΔR <sub>O</sub>			20	%





**Table 36: SLVS Electrical Timing Specification**

Parameter	Symbol	Min	Max	Unit	Notes
Data Rate	1/UI	280	600	Mbps	1
Bitrate Period	t <sub>PW</sub>	1.43	3.57	ns	1
Max setup time from transmitter	t <sub>PRE</sub>	0.3		UI	1, 2
Max hold time from transmitter	t <sub>POST</sub>	0.3		UI	1, 2
Eye Width	t <sub>EYE</sub>		0.6	UI	1, 2
Data Total Jitter (pk-pk) @1e-9	t <sub>TOTALJIT</sub>		0.2	UI	1, 2
Clock Period Jitter (RMS)	t <sub>CKJIT</sub>		50	ps	2
Clock Cycle-to-Cycle Jitter (RMS)	t <sub>CCJIT</sub>		100	ps	2
Rise time (20% - 80%)	t <sub>R</sub>	150ps	0.25	UI	3
Fall time (20% - 80%)	t <sub>F</sub>	150ps	0.25	UI	3
Clock duty cycle	DCYC	45	55	%	2
Mean Clock to Data Skew	t <sub>CHSKEW</sub>	-0.1	0.1	UI	1, 4
PHY-to-PHY Skew	t <sub>PHYSKEW</sub>		2.1	UI	1, 5
Mean differential skew	t <sub>DIFFSKEW</sub>	-100	100	ps	6

- Notes:
1. One UI is defined as the normalized mean time between one edge and the following edge of the clock.
  2. Taken from the 0V crossing point with the DLL off.
  3. Also defined with a maximum loading capacitance of 10 pF on any pin. The loading capacitance may also need to be less for higher bitrates so the rise and fall times do not exceed the maximum 0.3 UI.
  4. The absolute mean skew between the Clock lane and any Data Lane in the same PHY between any edges.
  5. The absolute skew between any Clock in one PHY and any Data lane in any other PHY between any edges.
  6. Differential skew is defined as the skew between complementary outputs. It is measured as the absolute time between the two complementary edges at mean VCM point. Note that differential skew also is related to the  $\Delta V_{CM\_AC}$  spec, which also must not be exceeded.

**Figure 42: Differential Output Voltage for Clock or Data Pairs**

**Figure 43: Eye Diagram for Clock and Data Signals**

**Figure 44: HiSPi Skew Between Data Signals Within the PHY**

**Table 37: Channel, PHY, and Intra-PHY Skew**

Measurement Conditions:  $V_{DD\_HiSPi} = 1.8V$ ;  $V_{DD\_HiSPi\_TX} = 0.8V$ ; Data Rate = 480 Mbps; DLL set to 0

Data Lane Skew in Reference to Clock	tCHSKEW1PHY	-150	ps
--------------------------------------	-------------	------	----

**Table 38: Clock DLL Steps**

Measurement Conditions: VDD\_HiSPi = 1.8V; VDD\_HiSPi\_TX = 0.8V; Data DLL set to 0

Clock DLL Step	1	2	3	4	5	Step
Delay at 660 Mbps	0.25	0.375	0.5	0.625	0.75	UI
Eye_opening at 660 Mbps	0.85	0.78	0.71	0.71	0.69	UI

Note: The Clock DLL Steps 6 and 7 are not recommended by Aptina for the AR0140AT.

**Table 39: Data DLL Steps**

Measurement Conditions: VDD\_HiSPi = 1.8V; VDD\_HiSPi\_TX = 0.8V; Clock DLL set to 0


Data DLL Step	1	2	4	6	Step
Delay at 660 Mbps	0.25	0.375	0.625	0.875	UI
Eye opening at 660 Mbps	0.79	0.84	0.71	0.61	UI

Note: The Data DLL Steps 3, 5, and 7 are not recommended by Aptina for the AR0140AT.

## Power-Up Sequence

The recommended power-up sequence for the AR0140AT is shown in Figure 45. The available power supplies (VDD\_IO, VDD, VDD\_SLVS, VDD\_PLL, VAA, VAA\_PIX) must have the separation specified below.

1. Turn on VDD\_PLL power supply.
2. After 100μs, turn on VAA and VAA\_PIX power supply.
3. After 100μs, turn on VDD\_IO power supply.
4. After 100μs, turn on VDD power supply.
5. After 100μs, turn on VDD\_SLVS power supply.
6. After the last power supply is stable, enable EXTCLK.
7. Assert RESET\_BAR for at least 1ms. The parallel interface will be tri-stated during this time.
8. Wait 1800 EXTCLKs for internal initialization into software standby.
9. Initiate load of OTPM data by setting R0x304A=0x0010.
10. Wait for 300000 EXTCLKs for a full OTPM loading.
11. Configure PLL, output, and image settings to desired values.
12. Wait 1ms for the PLL to lock.
13. Set streaming mode (R0x301A[2] = 1).

**Figure 45: Power Up****Table 40: Power-Up Sequence**

Definition	Symbol	Minimum	Typical	Maximum	Unit
V <sub>DD_PLL</sub> to V <sub>AA</sub> /V <sub>AA_PIX</sub> <sup>3</sup>	t <sub>0</sub>	0	100	—	μs
V <sub>AA</sub> /V <sub>AA_PIX</sub> to V <sub>DD_IO</sub>	t <sub>1</sub>	0	100	—	μs
V <sub>DD_IO</sub> to V <sub>DD</sub>	t <sub>2</sub>	0	100	—	μs
V <sub>DD</sub> to V <sub>DD_SLVS</sub>	t <sub>3</sub>	0	100	—	μs
Xtal settle time	t <sub>x</sub>	—	30 <sup>1</sup>	—	ms
Hard Reset	t <sub>4</sub>	1 <sup>2</sup>	—	—	ms
Internal Initialization	t <sub>5</sub>	1800	—	—	EXTCLK
OTPM loading	t <sub>6</sub>	300000	—	—	EXTCLK
PLL Lock Time	t <sub>7</sub>	1	—	—	ms


- Notes:
1. Xtal settling time is component-dependent, usually taking about 10 – 100 mS.
  2. Hard reset time is the minimum time required after power rails are settled. In a circuit where Hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time.
  3. It is critical that V<sub>DD\_PLL</sub> is not powered up after the other power supplies. It must be powered before or at least at the same time as the others. If the case happens that V<sub>DD\_PLL</sub> is powered after other supplies then sensor may have functionality issues and will experience high current draw on this supply.

## Power-Down Sequence

The recommended power-down sequence for the AR0140AT is shown in Figure 46. The available power supplies ( $V_{DD\_IO}$ ,  $V_{DD}$ ,  $V_{DD\_SLVS}$ ,  $V_{DD\_PLL}$ ,  $V_{AA}$ ,  $V_{AA\_PIX}$ ) must have the separation specified below.

1. Disable streaming if output is active by setting standby  $R0x301a[2] = 0$
2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
3. Turn off  $V_{DD\_SLVS}$ .
4. Turn off  $V_{DD}$ .
5. Turn off  $V_{DD\_IO}$
6. Turn off  $V_{AA}/V_{AA\_PIX}$ .
7. Turn off  $V_{DD\_PLL}$ .


**Figure 46: Power Down**



**Table 41: Power-Down Sequence**

Definition	Symbol	Minimum	Typical	Maximum	Unit
$V_{DD\_SLVS}$ to $V_{DD}$	$t_0$	0	—	—	$\mu s$
$V_{DD}$ to $V_{DD\_IO}$	$t_1$	0	—	—	$\mu s$
$V_{DD\_IO}$ to $V_{AA}/V_{AA\_PIX}$	$t_2$	0	—	—	$\mu s$
$V_{AA}/V_{AA\_PIX}$ to $V_{DD\_PLL}$	$t_3$	0	—	—	$\mu s$
PwrDn until Next PwrUp Time	$t_4$	100	—	—	ms

Note:  $t_4$  is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.



NOTES	
1	DIMENSIONS IN MM. DIMENSIONS IN ( ) ARE FOR REFERENCE ONLY.
2	ENCAPSULANT: EPOXY.
3	SUBSTRATE MATERIAL: EPOXY LAMINATE 0.25 THICKNESS. Double
4	LID MATERIAL: BOROGLASSIC GLASS 0.4±0.4MM thickness Refractive Index at 20C = 1.5225 @ 546nm & 1.5231 @ 588nm. Double Side AR Coating: 530-570nm R<1%; 420-700nm R<2%.
5	IMAGE SENSOR DIE: 0.2 THICKNESS.
6	SOLDER BALL MATERIAL: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu). DIMENSIONS APPLY TO SOLDER BALLS POST REFLOW. PRE-REFLOW BALL IS Ø0.5 ON A Ø0.4 SMD BALL PAD.
7	MAXIMUM ROTATION OF OPTICAL AREA RELATIVE TO PACKAGE EDGE MAXIMUM TILT OF OPTICAL AREA RELATIVE TO SUBSTRATE PLANE MAXIMUM TILT OF COVER GLASS RELATIVE TO OPTICAL AREA PLANE



## Revision History

Rev. A .....	10/3/13
<ul style="list-style-type: none"> <li>• Updated to Production</li> <li>• Added Figure 4: “9 x 9 mm 64-Ball IBGA Package,” on page 9</li> <li>• Added Table 3, “Pin Descriptions, 9 x 9 mm, 64-ball iBGA,” on page 9</li> <li>• Updated “HDR-Specific Exposure Settings,” on page 21</li> <li>• Updated “Hard Reset of Logic,” on page 22</li> <li>• Updated “I/O Timing” on page 49</li> <li>• Updated Table 21, “I/O Timing Characteristics ( 2.8V VDD_IO),” on page 50</li> <li>• Updated Table 22, “I/O Timing Characteristics ( 1.8V VDD_IO),” on page 50</li> <li>• Updated Table 23, “I/O Rise Slew Rate (2.8V VDD_IO),” on page 51</li> <li>• Updated Table 24, “I/O Fall Slew Rate (2.8V VDD_IO),” on page 52</li> <li>• Updated Table 25, “I/O Rise Slew Rate (1.8V VDD_IO),” on page 52</li> <li>• Updated Table 26, “I/O Fall Slew Rate (1.8V VDD_IO),” on page 52</li> </ul>	
Rev. 1 .....	5/30/13
<ul style="list-style-type: none"> <li>• Initial release</li> </ul>	