



AP0100AT High-Dynamic Range (HDR) Image Signal Processor (ISP)

AP0100AT Data Sheet

For the latest product data sheet revision, refer to Aptina's Web site: www.aplina.com

Features

- Up to 1.2Mp (1280x960) Aptina sensor support
- 45 fps at 1.2Mp, 60 fps at 720p
- Optimized for operation with HDR sensors.
- Color and gamma correction
- Auto exposure, auto white balance, 50/60 Hz auto flicker detection and avoidance
- Adaptive Local Tone Mapping (ALTM)
- Programmable Spatial Transform Engine (STE).
- Pre-rendered Graphical Overlay
- Two-wire serial programming interface (CCIS)
- Interface to low-cost Flash or EEPROM through SPI bus (to configure and load patches, etc.)
- High-level host command interface
- Standalone operation supported
- Up to 5 GPIO
- Fail-safe IO
- Multi-Camera synchronization support
- Integrated video encoder for NTSC/PAL with overlay capability and 10-bit I-DAC

Applications

- Surround, rear and front view cameras
- Blind spot / side mirror replacement cameras
- Automotive viewing/processing fusion cameras

Ordering Information

Table 1: Available Part Numbers

| Part Number | Description |
|---------------------|-------------------------------------|
| AP0100ATSL00APGA0-E | 100-ball VFBGA Package Part Samples |
| AP0100ATSL00APGA0 | 100-ball VFBGA Package Part |
| AP0100ATSL00APGAD-E | AP0100AT demo kit |
| AP0100ATSL00APGAH-E | AP0100AT headboard |

Table 2: Key Performance Parameters

| Parameter | Value | |
|---------------------------------|---|---------------------|
| Primary camera interfaces | Parallel and HiSPi | |
| Primary camera input | RAW12 Linear/RAW12, RAW14 (HiSPi format only) Companded | |
| Output interface | Analog composite, up to 16-bit parallel digital output | |
| Output format | YUV422 8-bit,10-bit, and 10-, 12-bit tone-mapped Bayer | |
| Maximum resolution | 1280x960 (1.2Mp) | |
| NTSC output | 720H x 487V | |
| PAL output | 720H x 576V | |
| Input clock range | 6-30 MHz | |
| Maximum frame rate ¹ | 45 fps at 1.2Mp, 60 fps at 720p | |
| Maximum output clock frequency | Parallel clock up to 84 MHz | |
| Supply voltage | VDDIO_S | 1.8 or 2.8V nominal |
| | VDDIO_H | 2.5 or 3.3V nominal |
| | VDD_REG | 1.8V nominal |
| | VDD | 1.2V nominal |
| | VDD_PLL | 1.2V nominal |
| | VDD_DAC | 1.2V nominal |
| | VDDIO_OTPM | 2.5 or 3.3V nominal |
| | VDDA_DAC | 3.3V nominal |
| | VDD_PHY | 2.8V nominal |
| Operating temp. | −40°C to +105°C | |
| Power consumption | 170 mW | |

Note: 1. Maximum frame rates depends on output interface and data format configuration used.



Table of Contents

| | |
|--|----|
| Features | 1 |
| Applications | 1 |
| Ordering Information | 1 |
| General Description | 6 |
| Functional Overview | 6 |
| System Interfaces | 6 |
| HiSpi and Parallel Connection | 8 |
| Crystal Usage | 9 |
| On-Chip Regulator | 13 |
| Power-Up Sequence | 14 |
| Reset | 14 |
| Hard Reset | 17 |
| Soft Reset | 17 |
| Hard Standby Mode | 17 |
| Entering Standby Mode | 17 |
| Exiting Standby Mode | 18 |
| Multi-Camera Synchronization Support | 19 |
| Image Flow Processor | 20 |
| Test Patterns | 21 |
| Progressive Test Patterns | 21 |
| NTSC Test Patterns | 22 |
| PAL Test Patterns | 23 |
| Defect Correction | 24 |
| AdaCD (Adaptive Color Difference) | 24 |
| Black Level Subtraction and Digital Gain | 24 |
| Positional Gain Adjustments (PGA) | 25 |
| The Correction Function | 25 |
| Adaptive Local Tone Mapping (ALTM) | 26 |
| Color Interpolation | 26 |
| Color Correction and Aperture Correction | 27 |
| Gamma Correction | 27 |
| Color Kill | 27 |
| YUV Color Filter | 27 |
| Camera Control and Auto Functions | 28 |
| Auto Exposure | 28 |
| AE Track Driver | 28 |
| Auto White Balance | 29 |
| Exposure and White Balance Control | 29 |
| Exposure and White Balance Modes | 29 |
| Auto Mode | 29 |
| Triggered Auto Mode | 29 |
| Manual Mode | 29 |
| Host Controlled | 30 |
| Flicker Avoidance | 30 |
| Flicker Detection | 30 |
| Output Formatting | 30 |
| Uncompressed YCbCr Data Ordering | 30 |
| Bayer Modes | 36 |
| Spatial Transform Engine (STE) | 37 |
| Lens Distortion Correction | 37 |
| Pan, Tilt, Zoom and Rotate | 37 |



AP0100AT HDR: Image Signal Processor (ISP)

Table of Contents

| | |
|--|----|
| Overlay Capability | 39 |
| Serial Memory Partition | 41 |
| Overlay Adjustment | 42 |
| Composite Video Output | 42 |
| Single-Ended and Differential Composite Output | 42 |
| Slave Two-Wire Serial Interface (CCIS) | 44 |
| Protocol | 44 |
| Start Condition | 44 |
| Data Transfer | 44 |
| Slave Address/Data Direction Byte | 45 |
| Message Byte | 45 |
| Acknowledge Bit | 45 |
| No-Acknowledge Bit | 45 |
| Stop Condition | 45 |
| Typical Operation | 45 |
| Single READ from Random Location | 46 |
| Single READ from Current Location | 46 |
| Sequential READ, Start from Random Location | 46 |
| Sequential READ, Start from Current Location | 47 |
| Single Write to Random Location | 47 |
| Sequential WRITE, Start at Random Location | 48 |
| Device Configuration | 49 |
| Supported SPI Devices | 50 |
| Host Command Interface | 51 |
| Command Flow | 51 |
| Synchronous Command Flow | 52 |
| Asynchronous Command Flow | 52 |
| Start-up Host Command Lock-out | 53 |
| Multitasking | 54 |
| Host Commands | 54 |
| Overview | 54 |
| Command Parameters | 54 |
| Result Status Codes | 54 |
| Summary of Host Commands | 55 |
| Usage Modes | 58 |
| NTSC Signal Parameters | 62 |
| Two-Wire Serial Register Interface | 68 |
| Package and Die Options | 70 |
| Revision History | 71 |



List of Figures

| | | |
|------------|---|----|
| Figure 1: | AP0100CS Connectivity | 6 |
| Figure 2: | Typical Parallel Configuration | 7 |
| Figure 3: | Typical HiSPi Configuration | 8 |
| Figure 4: | Using a Crystal Instead of an External Oscillator | 9 |
| Figure 5: | External Regulator | 13 |
| Figure 6: | Power-Up and Power-Down Sequence | 14 |
| Figure 7: | Hard Reset Operation | 17 |
| Figure 8: | Hard Standby Operation | 18 |
| Figure 9: | Single-Shot Mode | 19 |
| Figure 10: | Continuous Mode | 19 |
| Figure 11: | AP0100CS IFP | 20 |
| Figure 12: | Progressive Test Patterns | 21 |
| Figure 13: | NTSC Test Patterns | 22 |
| Figure 14: | PAL Test Patterns | 23 |
| Figure 15: | Test Pattern | 24 |
| Figure 16: | 5 x 5 Grid | 28 |
| Figure 17: | 8-bit YCbCr Output (YCbCr_422_8_8) | 31 |
| Figure 18: | 10-bit YCbCr Output (YCbCr_422_10_10) | 32 |
| Figure 19: | 16-bit YCbCr Output (YCbCr_422_16) | 33 |
| Figure 20: | Typical CCIR656 Output | 34 |
| Figure 21: | Typical CVBS Output (NTSC/PAL) | 35 |
| Figure 22: | Uncorrected Image | 37 |
| Figure 23: | Zoomed | 38 |
| Figure 24: | Zoom and Look Left | 38 |
| Figure 25: | Zoom and Look Right | 39 |
| Figure 26: | Overlay Data Flow | 40 |
| Figure 27: | Memory Partitioning | 41 |
| Figure 28: | Single-Ended Termination | 42 |
| Figure 29: | Differential Connection | 43 |
| Figure 30: | No DAC | 43 |
| Figure 31: | Single READ from Random Location | 46 |
| Figure 32: | Single Read from Current Location | 46 |
| Figure 33: | Sequential READ, Start from Random Location | 46 |
| Figure 34: | Sequential READ, Start from Current Location | 47 |
| Figure 35: | Single WRITE to Random Location | 47 |
| Figure 36: | Sequential WRITE, Start at Random Location | 48 |
| Figure 37: | Interface Structure | 51 |
| Figure 38: | Auto-Config Mode | 58 |
| Figure 39: | Flash Mode | 58 |
| Figure 40: | Host Mode with Flash | 58 |
| Figure 41: | Host Mode | 59 |
| Figure 42: | Video Timing | 63 |
| Figure 43: | Equalizing Pulse | 64 |
| Figure 44: | V Pulse | 65 |
| Figure 45: | Slave Two Wire Serial Bus Timing Parameters (CCIS) | 68 |
| Figure 46: | Master Two Wire Serial Bus Timing Parameters (CCIM) | 69 |
| Figure 47: | Package Diagram | 70 |



List of Tables

| | | |
|-----------|--|----|
| Table 1: | Available Part Numbers | 1 |
| Table 2: | Key Performance Parameters | 1 |
| Table 3: | Pin Descriptions | 9 |
| Table 4: | Package Pinout | 12 |
| Table 5: | Key Signals When Using the Regulator | 13 |
| Table 6: | Power-Up and Power-Down Signal Timing | 14 |
| Table 7: | Output States | 15 |
| Table 8: | Hard Reset | 17 |
| Table 9: | Hard Standby Signal Timing | 18 |
| Table 10: | NTSC/PAL Test Pattern Values | 23 |
| Table 11: | YCbCr Output Data Ordering | 30 |
| Table 12: | YCbCr Output Modes | 30 |
| Table 13: | ALTM Bayer Output Modes | 36 |
| Table 14: | Bayer Output Modes | 36 |
| Table 15: | Two-Wire Interface ID Address Switching | 44 |
| Table 16: | SPI Flash Devices | 50 |
| Table 17: | GPIO Bit Descriptions in Auto-Config | 50 |
| Table 18: | Result Status Codes | 54 |
| Table 19: | System Manager Host Command | 55 |
| Table 20: | Overlay Host Commands | 55 |
| Table 21: | STE Manager Host Commands | 56 |
| Table 22: | GPIO Host Commands | 56 |
| Table 23: | Flash Manager Host Command | 56 |
| Table 24: | Sequencer Host Command | 56 |
| Table 25: | Patch Loader Host Command | 56 |
| Table 26: | Miscellaneous Host Command | 57 |
| Table 27: | Calibration Stats Host Commands | 57 |
| Table 28: | Event Monitor Host Command | 57 |
| Table 29: | CCI Manager Host Commands | 57 |
| Table 30: | Sensor Manager Host Commands | 57 |
| Table 31: | Absolute Maximum Ratings | 59 |
| Table 32: | Electrical Characteristics and Operating Conditions | 60 |
| Table 33: | Inrush Current | 60 |
| Table 34: | AC Electrical Characteristics | 61 |
| Table 35: | DC Electrical Characteristics | 61 |
| Table 36: | NTSC Signal Parameters | 62 |
| Table 37: | Video Timing: Specification from Rec. ITU-R BT.470 | 63 |
| Table 38: | Equalizing Pulse: Specification from Rec. ITU-R BT.470 | 64 |
| Table 39: | V Pulse: Specification from Rec. ITU-R BT.470 | 65 |
| Table 40: | Standby Current Consumption | 65 |
| Table 41: | Operating Current Consumption | 66 |
| Table 42: | Slave Two-Wire Serial Bus Characteristics (CCIS) | 68 |
| Table 43: | Master Two-Wire Serial Bus Characteristics (CCIM) | 69 |




General Description

Aptina's AP0100AT is a high-performance, ultra-low power in-line, digital image processor optimized for use with HDR (High Dynamic Range) sensors. The AP0100AT provides full auto-functions support (AWB and AE) and ALTM (Adaptive Local Tone Mapping) to enhance HDR images and advanced noise reduction which enables excellent low-light performance.

Functional Overview

Figure 1 shows the typical configuration of the AP0100AT in a camera system. On the host side, a two-wire serial interface is used to control the operation of the AP0100AT, and image data is transferred using the analog or parallel interface between the AP0100AT and the host. The AP0100AT interface to the sensor also uses a parallel interface.

Figure 1: AP0100AT Connectivity




System Interfaces


Figure 2: "Typical Parallel Configuration," on page 7 and Figure 3: "Typical HiSPi Configuration," on page 8 show typical AP0100AT device connections.

All power supply rails must be decoupled from ground using capacitors as close as possible to the package.

The AP0100AT signals to the sensor and host interfaces can be at different supply voltage levels to optimize power consumption and maximize flexibility. Table 1 on page 9 provides the signal descriptions for the AP0100AT.


Figure 2: Typical Parallel Configuration


- Note:
1. This typical configuration shows only one scenario out of multiple possible variations for this device.
 2. Aptina recommends a 1.5kΩ resistor value for the two-wire serial interface RPULL-UP; however, greater values may be used for slower transmission speed.
 3. RESET_BAR has an internal pull-up resistor and can be left floating if not used.
 4. The decoupling capacitors for the regulator input and output should have a value of 1.0uF. The capacitors should be ceramic and need to have X5R or X7R dielectric.
 5. TRST_BAR connects to GND for normal operation.
 6. Aptina recommends that 0.1μF and 1μF decoupling capacitors for each power supply are mounted as close as possible to the pin. Actual values and numbers may vary depending on layout and design consideration


Figure 3: Typical HiSpi Configuration


HiSpi and Parallel Connection

When using the HiSpi interface, the user should connect the parallel interface to VDDIO_S.

When using the parallel interface, the HiSpi interface and power supply (VDD_PHY) can be left floating.




Crystal Usage

As an alternative to using an external oscillator, a crystal may be connected between EXTCLK and XTAL. Two small loading capacitors and a feedback resistor should be added, as shown in Figure 4.

Aptina does not recommend using the crystal option for applications above 85°C. A crystal oscillator with temperature compensation is recommended for applications that require this.

Figure 4: Using a Crystal Instead of an External Oscillator



Rf represents the feedback resistor, an Rf value of 1MΩ would be sufficient for AP0100AT. C1 and C2 are decided according to the crystal or resonator CL specification. In the steady state of oscillation, CL is defined as $(C1 \times C2) / (C1 + C2)$. In fact, the I/O ports, the bond pad, package pin and PCB traces all contribute the parasitic capacitance to C1 and C2. Therefore, CL can be rewritten to be $(C1^* \times C2^*) / (C1^* + C2^*)$, where $C1^* = (C1 + C_{in, stray})$ and $C2^* = (C2 + C_{out, stray})$. The stray capacitance for the IO ports, bond pad and package pin are known which means the formulas can be rewritten as $C1^* = (C1 + 1.5pF + C_{in, PCB})$ and $C2^* = (C2 + 1.3pF + C_{out, PCB})$.

Table 3: Pin Descriptions

| Name | Type | Description |
|-----------|----------|--|
| EXTCLK | Input | Master input clock. This can either be a square-wave generated from an oscillator (in which case the XTAL input must be left unconnected) or direct connection to a crystal. |
| XTAL | Output | If EXTCLK is connected to one pin of a crystal, the other pin of the crystal is connected to XTAL pin; otherwise this signal must be left unconnected. |
| RESET_BAR | Input/PU | Master reset signal, active LOW. This signal has an internal pull up. |
| SCLK | Input | Two-wire serial interface clock (host interface). |
| SDATA | I/O | Two-wire serial interface data (host interface). |
| SADDR | Input | Selects device address for the two-wire slave serial interface. When connected to GND the device ID is 0x90. When wired to VDDIO_H, a device ID of 0xBA is selected. |



Table 3: Pin Descriptions (Continued)

| Name | Type | Description |
|---------------|----------|---|
| FRAME_SYNC | Input | This signal is used to synchronize to external sources or multiple cameras together. This signal should be connected to GND if not used. |
| STANDBY | Input | Standby mode control, active HIGH. |
| EXT_REG | Input | Select external regulator if tied high |
| ENDLO | Input | Regulator enable (VDD_REG domain) |
| SPI_SCLK | Output | Clock output for interfacing to an external SPI flash or EEPROM memory. |
| SPI_SDI | Input/PU | Data in from SPI flash or EEPROM memory. When no SPI device is fitted, this signal is used to determine whether the AP0100AT should auto-configure: 0: Do not auto-configure; Two-wire interface will be used to configure the device (host-config mode) 1: Auto-configure. This signal has an internal pull-up resistor. |
| SPI_SDO | Output | Data out to SPI flash or EEPROM memory. |
| SPI_CS_BAR | Output | Chip select out to SPI flash or EEPROM memory. |
| EXT_CLK_OUT | Output | Clock to external sensor. |
| RESET_BAR_OUT | Output | Reset signal to external signal. |
| M_SCLK | Output | Two-wire serial interface clock (Master). |
| M_SDATA | I/O | Two-wire serial interface clock (Master). |
| FV_IN | Input | Sensor frame valid input. |
| LV_IN | Input | Sensor line valid input. |
| PIXCLK_IN | Input | Sensor pixel clock input. |
| DIN[11:0] | Input | Sensor pixel data input DIN[11:0] |
| CLK_N | Input | Differential HiSPi clock (sub-LVDS, negative). |
| CLK_P | Input | Differential HiSPi clock (sub-LVDS, positive). |
| DATA0_N | Input | Differential HiSPi data, lane 0 (sub-LVDS, negative). |
| DATA0_P | Input | Differential HiSPi data, lane 0 (sub-LVDS, positive). |
| DATA1_N | Input | Differential HiSPi data, lane 1 (sub-LVDS, negative). |
| DATA1_P | Input | Differential HiSPi data, lane 1 (sub-LVDS, positive). |
| TRIGGER_OUT | Output | Trigger signal for external sensor. |
| FV_OUT | Output | Host frame valid output (synchronous to PIXCLK_OUT) |
| LV_OUT | Output | Host line valid output (synchronous to PIXCLK_OUT) |
| PIXCLK_OUT | Output | Host pixel clock output. |
| DOUT[15:0] | Output | Host pixel data output (synchronous to PIXCLK_OUT) DOUT[15:0]. |
| DAC_POS | Output | Positive video DAC output in differential mode. Video DAC output in single-ended mode. This interface is enabled by default using NTSC/PAL signalling. For applications where composite video output is not required, the video DAC can be placed in a power-down state under software control. |
| DAC_NEG | Output | Negative video DAC output in differential mode. |
| DAC_REF | Output | External reference resistor for Video DAC. |
| GPIO [5:1] | I/O | General purpose digital I/O. |
| TRST_BAR | Input | Must be tied to GND in normal operation. |
| VDDIO_S | Supply | Sensor I/O power supply. |
| VDDIO_H | Supply | Host I/O power supply. |
| VDD_PLL | Supply | PLL supply. |
| VDD | Supply | Core supply. |
| VDDIO_OTPM | Supply | OTPM power supply. |
| VDD_DAC | Supply | Video DAC digital power |
| VDDA_DAC | Supply | Video DAC analog power |

**Table 3: Pin Descriptions (Continued)**

| Name | Type | Description |
|----------|--------|---|
| VDD_PHY | Supply | PHY IO voltage for HiSPi |
| GND | Supply | Ground |
| VDD_REG | Supply | Input to on-chip 1.8V to 1.2V regulator. |
| LDO_OP | Output | Output from on chip 1.8V to 1.2V regulator. |
| FB_SENSE | Output | On-chip regulator sense signal. |

Table 4: Package Pinout


| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|----------|----------|-----------|------------|------------|------------|------------|------------|---------|-------------|---------------|
| A | DOUT[11] | DOUT[13] | PIXCLK_OUT | LV_OUT | GPIO_2 | TRST_BAR | SPI_SDI | SADDR | SCLK | STANDBY |
| B | DOUT[12] | DOUT[10] | DOUT[14] | FV_OUT | GPIO_3 | GPIO[5] | SPI_SCLK | SDATA | TRIGGER_OUT | RESET_BAR_OUT |
| C | DOUT[9] | DOUT[8] | DOUT[15] | GPIO[1] | GPIO_4 | SPI_CS_BAR | SPI_SDO | VDDIO_H | M_SDATA | M_SCLK |
| D | DOUT[5] | DOUT[6] | DOUT[7] | VDDIO_H | VDDIO_HOST | VDD | FRAME_SYNC | VDD | FV_IN | MCLK_OUT |
| E | DOUT[2] | DOUT[3] | DOUT[4] | VDDIO_H | GND | GND | GND | LV_IN | PIXCLK_IN | DIN[11] |
| F | DOUT[0] | DOUT[1] | EXTCLK | VDDIO_H | GND | GND | GND | VDDIO_S | DIN[9] | DIN[10] |
| G | GND | VDD_PLL | XTAL | VDD | VDD | VDD | GND | DIN[6] | DIN[7] | DIN[8] |
| H | VDD_PLL | VDD_PLL | LDO_OUTPUT | VDDIO_OTPM | DAC_NEG | DAC_REF | GNDA_DAC | VDD_PHY | DIN[4] | DIN[5] |
| J | EXT_REG | RESET_BAR | VDD_REG | VDD_DAC | DAC_POS | DATA0_P | CLK_P | DATA1_N | DIN[0] | DIN[2] |
| K | GND | FB_SENSE | ENLDO | GND | VDDA_DAC | DATA0_N | CLK_N | DATA1_P | DIN[1] | DIN[3] |



On-Chip Regulator

The AP0100AT has an on-chip regulator, the output from the regulator is 1.2V and should only be used to power up the AP0100AT. It is possible to bypass the regulator and provide power to the relevant pins that need 1.2V. Figure 5 shows how to configure the AP0100AT to bypass the internal regulator.

Figure 5: External Regulator



The following table summarizes the key signals when using/bypassing the regulator.

Table 5: Key Signals When Using the Regulator

| Signal Name | Internal Regulator | External Regulator |
|-------------|---------------------------|--------------------|
| VDD_REG | 1.8V | Connect to VDDIO_H |
| ENLDO | Connect to 1.8V (VDD_REG) | GND |
| FB_SENSE | 1.2V (output) | Float |
| LDO_OP | 1.2V (output) | Float |
| EXT_REG | GND | Connect to VDDIO_H |



Power-Up Sequence

Powering up the ISP requires voltages to be applied in a particular order, as seen in Figure 6. The timing requirements are shown in Table 6. The ISP includes a power-on reset feature that initiates a reset upon power up of the ISP.

Figure 6: Power-Up and Power-Down Sequence




Table 6: Power-Up and Power-Down Signal Timing

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------|---|--------|-----|-----|---------------|
| t1 | Delay from VDDIO_H to VDDIO_S, VDDIO_OTPM, VDDA_DAC, VDD_PHY (when using HiSPi) | 0 | — | 50 | ms |
| t2 | Delay from VDDIO_H to VDD_REG | 0 | — | 50 | ms |
| t3 | EXTCLK activation | t2 + 1 | — | — | ms |
| t4 | First serial command | 100 | — | — | EXTCLK cycles |
| t5 | EXTCLK cutoff | t6 | — | — | ms |
| t6 | Delay from VDD_REG to VDDIO_H | 0 | — | 50 | ms |
| t7 | Delay from VDDIO_S, VDDIO_OTPM, VDDA_DAC, VDD_PHY (when using HiSPi) to VDDIO_H | 0 | — | 50 | ms |
| dv/dt | Power supply ramp time (slew rate) | — | — | 0.1 | V/ μ s |

Reset

The AP0100AT has three types of reset available:

- A hard reset is issued by toggling the RESET_BAR signal
- A soft reset is issued by writing commands through the two-wire serial interface
- An internal power-on reset

Table 7 on page 15 shows the output states when the part is in various states.

Table 7: Output States

| Name | Hardware States | | Firmware States | | | | Notes |
|------------------------------------|----------------------------|--------------------------|----------------------------|----------------------------|-----------------------------|----------------------------|--|
| | Reset State | Default State | Hard Standby | Soft Standby | Streaming | Idle | |
| EXTCLK | (clock running or stopped) | (clock running) | (clock running or stopped) | (clock running) | (clock running) | (clock running) | Input |
| XTAL | n/a | n/a | n/a | n/a | n/a | n/a | Input |
| RESET_BAR | (asserted) | (negated) | (negated) | (negated) | (negated) | (negated) | Input |
| SCLK | n/a | n/a | (clock running or stopped) | (clock running or stopped) | (clock running or stopped) | (clock running or stopped) | Input. Must always be driven to a valid logic level |
| SDATA | High-impedance | High-impedance | High-impedance | High-impedance | | | Input/Output. A valid logic level should be established by pull-up |
| SADDR | n/a | n/a | n/a | n/a | n/a | n/a | Input. Must always be driven to a valid logic level |
| FRAME_SYNC | n/a | n/a | n/a | n/a | n/a | n/a | Input. Must always be driven to a valid logic level |
| STANDBY | n/a | (negated) | (asserted) | (negated) | (negated) | (negated) | Input. Must always be driven to a valid logic level |
| EXT_REG | n/a | n/a | n/a | n/a | n/a | n/a | Input. Must always be driven to a valid logic level |
| ENLDO | n/a | n/a | n/a | n/a | n/a | n/a | Input. Must be tied to VDD_REG or GND |
| SPI_SCLK | High-impedance | driven, logic 0 | driven, logic 0 | driven, logic 0 | | | Output |
| SPI_SDI | Internal pull-up enabled | Internal pull-up enabled | Internal pull-up enabled | internal pull-up enabled | | | Input. Internal pull-up permanently enabled. |
| SPI_SDO | High-impedance | driven, logic 0 | driven, logic 0 | driven, logic 0 | | | Output |
| SPI_CS_BAR | High-impedance | driven, logic 1 | driven, logic 1 | driven, logic 1 | | | Output |
| EXT_CLK_OUT | driven, logic 0 | driven, logic 0 | driven, logic 0 | driven, logic 0 | | | Output |
| RESET_BAR_OUT | driven, logic 0 | driven, logic 0 | driven, logic 1 | driven, logic 1 | | | Output. Firmware will release sensor reset |
| M_SCLK | High-impedance | High-impedance | High-impedance | High-impedance | | | Input/Output. A valid logic level should be established by pull-up |
| M_SDATA | High-impedance | High-impedance | High-impedance | High-impedance | | | Input/Output. A valid logic level should be established by pull-up |
| FV_IN, LV_IN, PIXCLK_IN, DIN[11:0] | n/a | n/a | n/a | n/a | Dependent on interface used | n/a | Input. Must always be driven to a valid logic level |

Table 7: Output States

| Name | Hardware States | | Firmware States | | | | Notes |
|---|-----------------|----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|---|
| | Reset State | Default State | Hard Standby | Soft Standby | Streaming | Idle | |
| CLK_N | Disabled | Disabled | Dependent on interface used | Dependent on interface used | Dependent on interface used | Dependent on interface used | Input. Will be disabled and can be left floating |
| CLK_P | | | | | | | |
| DATA0_N | | | | | | | |
| DATA0_P | | | | | | | |
| DATA1_N | | | | | | | |
| DATA1_P | | | | | | | |
| FV_OUT, LV_OUT, PIXCLK_OUT, DOUT[15:0] | High-impedance | Varied | Driven if used | Driven if used | Driven if used | Driven if used | Output. Default state dependent on configuration |
| DAC_POS | Varied | Varied | Driven if used | Driven if used | Driven if used | Driven if used | Output. Default state dependent on configuration. Tie to ground if VDAC not used |
| DAC_NEG | | | | | | | |
| DAC_REF | n/a | n/a | n/a | n/a | n/a | n/a | Input. Requires reference resistor. Tie to ground if VDAC not used |
| GPIO[5:2] | High-impedance | Input, then high-impedance | Driven if used | Driven if used | Driven if used | Driven if used | Input/Output. After reset these pins are sampled as inputs as part of auto-configuration. |
| GPIO1 | High-impedance | High-impedance | High-impedance | High-impedance | High-impedance | High-impedance | |
| TRIGGER_OUT | High-impedance | High-impedance | Driven if used | Driven if used | Driven if used | Driven if used | |
| TRST_BAR | n/a | n/a | (negated) | (negated) | (negated) | (negated) | Input. Must always be driven to a valid logic level. |



Hard Reset

The AP0100AT enters the reset state when the external RESET_BAR signal is asserted LOW, as shown in Figure 5. All the output signals will be in High-Z state.

Figure 7: Hard Reset Operation




Table 8: Hard Reset

| Symbol | Definition | Min | Typ | Max | Unit |
|--------|---|-----|-----|-----|---------------|
| t_1 | RESET_BAR pulse width | 50 | — | — | EXTCLK cycles |
| t_2 | Active EXTCLK required after RESET_BAR asserted | 10 | — | — | |
| t_3 | Active EXTCLK required before RESET_BAR de-asserted | 10 | — | — | |
| t_4 | First two-wire serial interface communication after RESET is HIGH | 100 | — | — | |

Soft Reset

A soft reset sequence to the AP0100 AT can be activated by writing to a register through the two-wire serial interface.

Hard Standby Mode

The AP0100AT can enter hard standby mode by using external STANDBY signal, as shown in Figure 8.

Entering Standby Mode

1. Assert STANDBY signal HIGH.



Exiting Standby Mode

1. De-assert STANDBY signal LOW.

Figure 8: Hard Standby Operation




Table 9: Hard Standby Signal Timing

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------|--|--------------|-----|--------------|---------|
| t_1 | Standby entry complete | 900 | — | 1 Frame + 26 | Lines |
| t_2 | Active EXTCLK required after going into STANDBY mode | 10 | — | — | EXTCLKs |
| t_3 | Active EXTCLK required before STANDBY de-asserted | 10 | — | — | EXTCLKs |
| t_4 | STANDBY pulse width | 1 Frame + 40 | — | — | Lines |



Multi-Camera Synchronization Support


The AP0100AT supports multi-camera synchronization through the FRAME_SYNC pin. The behaviour will be different depending if the user is using interlaced or progressive mode.

When using the interlaced modes, the falling edge of the signal on FRAME_SYNC will cause the AP0100AT to re-synchronize the interlaced signal.

When using progressive mode, the host (or controlling entity) 'broadcasts' a sync-pulse to all cameras within the system that triggers capture. The AP0100AT will propagate the signal to the TRIGGER_OUT pin, and subsequently to the sensor's TRIGGER pin.

The AP0100AT supports a number of different trigger modes. The first mode supported is 'single-shot'; this is when the trigger pulse will cause one frame to be output from the image sensor and AP0100AT (see Figure 9).


Figure 9: Single-Shot Mode



Note: This diagram is not to scale.

The second mode supported is called 'continuous', this is when a trigger pulse will cause the part to continuously output frames, see Figure 10. This mode would be especially useful for applications which have multiple sensors and need to have their video streams synchronized (for example, surround view or panoramic view applications).

Figure 10: Continuous Mode



Note: This diagram is not to scale.


When two or more cameras have a signal applied to the FRAME_SYNC input at the same time, the respective FV_OUT signals would be synchronized within 5 PIXCLK_OUT cycles. This assumes that all cameras have the same configuration settings and that the exposure time is the same.



Image Flow Processor

Image and color processing in the AP0100AT is implemented as an image flow processor (IFP) coded in hardware logic. During normal operation, the embedded microcontroller will automatically adjust the operating parameters. For normal operation of the AP0100AT, streams of raw image data from the attached image sensor are fed into the color pipeline. The user also has the option to select a number of test patterns to be input instead of sensor data. The IFP is broken down into different sections, as outlined in Figure 11.

Figure 11: AP0100AT IFP









Test Patterns

The AP0100AT has a number of test patterns that are available when using the progressive, NTSC and PAL modes. The test patterns can be selected by programming variables. To select enter test pattern mode, set R0xC88F to 0x02 and issue a Change-Config request; to exit this mode, set R0xC88F to 0x00.

NTSC and PAL test patterns can only be selected when the device is configured for interlaced operation.

Progressive Test Patterns

Figure 12: Progressive Test Patterns

| Test Pattern | Example |
|--|--|
| FLAT FIELD REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x01 // CAM_MODE_TEST_PATTERN_SELECT REG= 0xC890, 0x000FFFFF // CAM_MODE_TEST_PATTERN_RED REG= 0xC894, 0x000FFFFF // CAM_MODE_TEST_PATTERN_GREEN REG= 0xC898, 0x000FFFFF // CAM_MODE_TEST_PATTERN_BLUE Load = Change-Config Changing the values in R0xC890-R0xC898 will change the color of the test pattern. | |
| 100% Color Bar REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x02 // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config |  |
| Pseudo-Random REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x05 // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config |  |
| Fade-to-Gray REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x08 // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config |  |
| Linear Ramp REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x09 // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config |  |



NTSC Test Patterns

Figure 13: NTSC Test Patterns

| Test Pattern | Example |
|--|---------|
| EIA Full Field 7 Color Bars REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x14 // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config | |
| EIA Full Field 8 Color Bars REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x15 // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config | |
| SMPTE EG 1-1990 REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x16 // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config | |
| EIA Full Field 8 Color Bars 100 IRE REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x17 // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config | |



PAL Test Patterns

Figure 14: PAL Test Patterns


| Test Pattern | Example |
|--|---------|
| EBU Full Field 7 Color Bars REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x1E // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config | |
| EBU Full Field 8 Color Bars REG= 0xC88C, 0x02 // CAM_MODE_SELECT REG= 0xC88F, 0x1F // CAM_MODE_TEST_PATTERN_SELECT Load = Change-Config | |

Each NTSC/PAL test pattern consists of seven or eight color bars (white, yellow, cyan, green, magenta, red, blue and optionally black). The Y, Cb and Cr values for each bar are detailed in Table 10.

For the NTSC SMPTE test pattern it is also required to generate -I, +Q, -4 black and +4 black.

Table 10: NTSC/PAL Test Pattern Values

| | Nominal Range | White 100% | White 75% | Yellow | Cyan | Green | Magenta | Red | Blue | Black | -I | -Q | -4 black | +4 black |
|----|---------------|------------|-----------|--------|------|-------|---------|-----|------|-------|-----|-----|----------|----------|
| Y | 16 to 235 | 235 | 180 | 162 | 131 | 112 | 84 | 65 | 35 | 16 | 16 | 16 | 7 | 25 |
| Cb | 16 to 240 | 128 | 128 | 44 | 156 | 72 | 184 | 100 | 212 | 128 | 156 | 171 | 128 | 128 |
| Cr | 16 to 240 | 128 | 128 | 142 | 44 | 58 | 198 | 212 | 114 | 128 | 97 | 148 | 128 | 128 |

**Figure 15: Test Pattern**

Defect Correction

Image stream processing commences with the defect correction function immediately after data decompressing.

To obtain defect free images, the pixels marked defective during sensor readout and the pixels determined defective by the defect correction algorithms are replaced with values derived from the non-defective neighboring pixels. This image processing technique is called defect correction.

AdaCD (Adaptive Color Difference)

Automotive applications require good performance in extremely low light, even at high temperature conditions. In these stringent conditions the image sensor is prone to higher noise levels, and so efficient noise reduction techniques are required to circumvent this sensor limitation and deliver a high quality image to the user.

The AdaCD Noise Reduction Filter is able to adapt its noise filtering process to local image structure and noise level, removing most objectionable color noise while preserving edge details.

Black Level Subtraction and Digital Gain

After noise reduction, the pixel data goes through black level subtraction and multiplication of all pixel values by a programmable digital gain. Independent color channel digital gain can be adjusted with registers. Black level subtract (to compensate for sensor data pedestal) is a single value applied to all color channels. If the black level subtraction produces a negative result for a particular pixel, the value of this pixel is set to 0.



Positional Gain Adjustments (PGA)

Lenses tend to produce images whose brightness is significantly attenuated near the edges. There are also other factors causing fixed pattern signal gradients in images captured by image sensors. The cumulative result of all these factors is known as image shading. The AP0100AT has an embedded shading correction module that can be programmed to counter the shading effects on each individual R, Gb, Gr, and B color signal.

The Correction Function

The correction functions can then be applied to each pixel value to equalize the response across the image as follows:

$$P_{corrected}(row, col) = P_{sensor}(row, col) \times f(row, col) \quad (EQ\ 1)$$

where P are the pixel values and f is the color dependent correction functions for each color channel.



Adaptive Local Tone Mapping (ALTM)

Real world scenes often have very high dynamic range (HDR) that far exceeds the electrical dynamic range of the imager. Dynamic range is defined as the luminance ratio between the brightest and the darkest object in a scene. In recent years many technologies have been developed to capture the full dynamic range of real world scenes. For example, the multiple exposure method is a widely adopted method for capturing high dynamic range images, which combines a series of low dynamic range images of the same scene taken under different exposure times into a single HDR image.

Even though the new digital imaging technology enables the capture of the full dynamic range, low dynamic range display devices are the limiting factor. Today's typical LCD monitor has contrast ratio around 1,000:1; however, it is not typical for an HDR image (the contrast ratio for an HDR image is around 250,000:1). Therefore, in order to reproduce HDR images on a low dynamic range display device, the captured high dynamic range must be compressed to the available range of the display device. This is commonly called tone mapping.

Tone mapping methods can be classified into global tone mapping and local tone mapping. Global tone mapping methods apply the same mapping function to all pixels. While global tone mapping methods provide computationally simple and easy to use solutions, they often cause loss of contrast and detail. A local tone mapping is thus necessary in addition to global tone mapping for the reproduction of visually more appealing images that also reveal scene details that are important for automotive safety and surveillance applications. Local tone mapping methods use a spatially variable mapping function determined by the neighborhood of a pixel, which allows it to increase the local contrast and the visibility of some details of the image. Local methods usually yield more pleasing results because they exploit the fact that human vision is more sensitive to local contrast.

Aptina's ALTM solution significantly improves the performance over global tone mapping. ALTM is directly applied to the Bayer domain to compress the dynamic range from 20-bit to 12-bit. This allows the regular color pipeline to be used for HDR image rendering.

Color Interpolation

In the raw data stream fed by the external sensor to the IFP, each pixel is represented by a 20- or 12-bit integer number, which can be considered proportional to the pixel's response to a one-color light stimulus, red, green, or blue, depending on the pixel's position under the color filter array. Initial data processing steps, up to and including ALTM, preserve the one-color-per-pixel nature of the data stream, but after ALTM it must be converted to a three-colors-per-pixel stream appropriate for standard color processing. The conversion is done by an edge-sensitive color interpolation module. The module pads the incomplete color information available for each pixel with information extracted from an appropriate set of neighboring pixels. The algorithm used to select this set and extract the information seeks the best compromise between preserving edges and filtering out high frequency noise in flat field areas. The edge threshold can be set through register settings.



Color Correction and Aperture Correction

To achieve good color fidelity of the IFP output, interpolated RGB values of all pixels are subjected to color correction. The IFP multiplies each vector of three pixel colors by a 3 x 3 color correction matrix. The three components of the resulting color vector are all sums of three 10-bit numbers. The color correction matrix can be either programmed by the user or automatically selected by the auto white balance (AWB) algorithm implemented in the IFP. Color correction should ideally produce output colors that are corrected for the spectral sensitivity and color crosstalk characteristics of the image sensor. The optimal values of the color correction matrix elements depend on those sensor characteristics and on the spectrum of light incident on the sensor. The color correction variables can be adjusted through register settings.

Traditionally this would have been derived from two sets of CCM, one for Warm light like Tungsten and the other for Daylight (the part would interpolate between the two matrixes). This is not an optimal solution for cameras used in a Cool White Fluorescent (CWF) environment. A better solution is to provide three CCMs, which would include a matrix for CWF (interpolation now between three matrixes). The AP0100AT offers this feature which will give the user improved color fidelity when under CWF type lighting.

To increase image sharpness, a programmable 2D aperture correction (sharpening filter) is applied to color-corrected image data. The gain and threshold for 2D correction can be defined through register settings.

Gamma Correction

The gamma correction curve is implemented as a piecewise linear function with 33 knee points, taking 12-bit arguments and mapping them to 10-bit output. The abscissas of the knee points are fixed at 0, 8, 16, 24, 32, 40, 48, 56, 64, 80, 96, 112, 128, 160, 192, 224, 256, 320, 384, 448, 512, 640, 768, 896, 1024, 1280, 1536, 1792, 2048, 2560, 3072, 3584, and 4096. The 10-bit ordinates are programmable through variables.

The AP0100AT has the ability to calculate the 33-point knee points based on the tuning of `cam_ll_gamma` and `cam_ll_contrast_gradient_bright`. The other method is for the host to program the 33 knee point curve themselves.

Also included in this block is a Fade-to-Black curve which sets all knee points to zero and causes the image to go black in extreme low light conditions.

Color Kill

To remove high-or low-light color artifacts, a color kill circuit is included. It affects only pixels whose luminance exceeds a certain preprogrammed threshold. The U and V values of those pixels are attenuated proportionally to the difference between their luminance and the threshold.

YUV Color Filter

As an optional processing step, noise suppression by one-dimensional low-pass filtering of Y and/or UV signals is possible. A 3- or 5-tap filter can be selected for each signal.




Camera Control and Auto Functions

Auto Exposure

The auto exposure algorithm optimizes scene exposure to minimize clipping and saturation in critical areas of the image. This is achieved by controlling exposure time and analog gains of the external sensor as well as digital gains applied to the image.

Auto exposure is implemented by a firmware algorithm that is running on the embedded microcontroller that analyzes image statistics collected by the exposure measurement engine, makes a decision, and programs the sensor and color pipeline to achieve the desired exposure. The measurement engine subdivides the image into 25 windows organized as a 5 x 5 grid.

Figure 16: 5 x 5 Grid



AE Track Driver

Other algorithm features include the rejection of fast fluctuations in illumination (time averaging), control of speed of response, and control of the sensitivity to small changes. While the default settings are adequate in most situations, the user can program target brightness, measurement window, and other parameters described above.

The driver changes AE parameters (integration time, gains, and so on) to drive scene brightness to the programmable target.

To avoid unwanted reaction of AE on small fluctuations of scene brightness or momentary scene changes, the AE track driver uses a temporal filter for luma and a threshold around the AE luma target. The driver changes AE parameters only if the filtered luma is larger than the AE target step and pushes the luma beyond the threshold.



Auto White Balance

The AP0100AT has a built-in AWB algorithm designed to compensate for the effects of changing spectra of the scene illumination on the quality of the color rendition. The algorithm consists of two major parts: a measurement engine performing statistical analysis of the image and a driver performing the selection of the optimal color correction matrix and IFP digital gain. While default settings of these algorithms are adequate in most situations, the user can reprogram base color correction matrices, place limits on color channel gains, and control the speed of both matrix and gain adjustments. The AP0100 ATAWB displays the current AWB position in color temperature, the range of which will be defined when programming the CCM matrixes.

The region of interest can be controlled through the combination of an inclusion window and an exclusion window.

Exposure and White Balance Control

The Sensor Manager firmware component is responsible for controlling the application of 'exposure' and 'white balance' within the system. This effectively means that all control of integration times and gains (whether for exposure or white balance) is delegated to the Sensor Manager. The Auto Exposure (AE) and Auto White Balance (AWB) algorithms use services provided by the Sensor Manager to apply exposure and/or white balance changes.

Exposure and White Balance Modes

The AP0100AT supports auto and manual exposure and white balance modes. In addition, it will operate within synchronized multi-camera systems. In this use case, one camera within the system will be the 'master', and the others 'slaves'. The master is used to calculate the appropriate exposure and white balance. This is then applied to all slaves concurrently under host control.

Auto Mode

In Auto Exposure mode the AE algorithm is responsible for calculating the appropriate exposure to keep the desired scene brightness, and for applying the exposure to the underlying hardware. In Auto White Balance mode the AWB algorithm is responsible for calculating the color temperature of the scene and applying the appropriate red and blue gains to compensate.

Triggered Auto Mode

The Triggered Auto Exposure and Triggered Auto White Balance modes are intended for the multi-camera use cases, where a host is controlling the exposure and white balance of a number of cameras. The idea is that one camera is in triggered-auto mode (the master), and the others in host-controlled mode (slaves). The master camera must calculate the exposure and gains, the host then copies this to the slaves, and all changes are then applied at the same time.

Manual Mode

Manual mode is intended to allow simple manual exposure and white balance control by the host. The host needs to set the CAM_AET_EXPOSURE_TIME_MS, CAM_AET_EXPOSURE_GAIN and CAM_AWB_COLOR_TEMPERATURE controls, the camera will calculate the appropriate integration times and gains.



Host Controlled

The Host Controlled mode is intended to give the host full control over exposure and gains

Flicker Avoidance

Flicker occurs when the integration time is not an integer multiple of the period of the light intensity. The AP0100AT can be programmed to avoid flicker for 50 or 60 Hertz. For integration times below the light intensity period (10ms for 50Hz environment), flicker cannot be avoided. The AP0100AT supports an indoor AE mode, that will ensure flicker-free operation.

Flicker Detection

The AP0100AT supports flicker detection, the algorithm is designed only to detect a 50Hz or 60Hz flicker source.

Output Formatting

The pixel output data in AP0100AT will be transmitted as an 8/10 bit word over one or two clocks.

Uncompressed YCbCr Data Ordering

The AP0100AT supports swapping YCbCr mode, as illustrated in Table 11.

Table 11: YCbCr Output Data Ordering

| Mode | Data Sequence | | | |
|-------------------|---------------|-----|------|------|
| Default (no swap) | Cbi | Yi | Cri | Yi+1 |
| Swapped CrCb | Cri | Yi | Cbi | Yi+1 |
| Swapped YC | Yi | Cbi | Yi+1 | Cri |
| Swapped CrCb, YC | Yi | Cri | Yi+1 | Cbi |


The data ordering for the YCbCr output modes for AP0100AT are shown in Table 12:

Table 12: YCbCr Output Modes


| Mode | Byte | Pixel i | Pixel i+1 | Notes |
|-----------------|----------------------|---------|-----------|--|
| YCbCr_422_8_8 | Odd (DOUT [15:8]) | Cbi | Cri | Data range of 0-255 (Y=16-235 and C=16-240) |
| | Even (DOUT [15:8]) | Yi | Yi+1 | |
| YCbCr_422_10_10 | Odd (DOUT [15:6]) | Cbi | Cri | Data range of 0-1023 (Y=64-940 and C=64-960) |
| | Even (DOUT [15:6]) | Yi | Yi+1 | |
| YCbCr_422_16 | Single (DOUT [15:0]) | Cbi_Yi | Cri_Yi+1 | Data range of 0-255 (Y=16-235 and C=16-240) |

Note: Odd means first cycle; even means second cycle.


Figure 17: 8-bit YCbCr Output (YCbCr_422_8_8)



Note: Cb Y Cr Y by default.


Figure 18: 10-bit YCbCr Output (YCbCr_422_10_10)


Note: Cb Y Cr Y by default.



Figure 19: 16-bit YCbCr Output (YCbCr_422_16)


Progressive STE can output any of the YCbCr modes in Figure 17 on page 31 to Figure 19 on page 33.



AP0100AT HDR: Image Signal Processor (ISP) Output Formatting


Figure 20: Typical CCIR656 Output





AP0100AT HDR: Image Signal Processor (ISP) Output Formatting

Figure 21: Typical CVBS Output (NTSC/PAL)





Bayer Modes

Bayer output modes are only available in progressive output mode before STE. The data ordering for the ALTM Bayer output modes for AP0100AT are shown in Table 13.

Table 13: ALTM Bayer Output Modes

| Mode | Byte | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|---------------|--------|-----|-----|-----|-----|-----|-----|----|-----|----|----|----|----|----|----|----|----|
| ALTM_Bayer_10 | Single | 0 | 0 | 0 | 0 | 0 | 0 | D9 | D98 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| ALTM_Bayer_12 | Single | 0 | 0 | 0 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Table 13 and Table 14 show LSB aligned data; it is possible using register setting to obtain MSB aligned data.

The data ordering for the Bayer output modes for AP0100AT are shown in Table 14.

Table 14: Bayer Output Modes

| Mode | Byte | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Notes |
|----------|--------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|----------------|
| Bayer_12 | Single | 0 | 0 | 0 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | RAW Bayer data |

Note: Bayer_12 can be selected by setting cam_mode_select = 0x1.



Spatial Transform Engine (STE)

A spatial transform is defined as a transform in which some pixels are in different positions within the input and output pictures. Examples include zoom, lens distortion correction, turn, rotate, roaming and projection. STE is a fully programmable engine which can perform spatial transforms and eliminates the need for an expensive DSP for image correction.

Lens Distortion Correction

Automotive backup cameras typically feature a wide FOV lens so that a single camera-mounted above the center of the rear bumper can present the driver with a view of all potential obstacles immediately behind the full width of the vehicle. Lenses with a wide field of view typically exhibit at least a noticeable amount of barrel distortion.


Barrel distortion is caused by a reduction in object magnification the further away from the optical axis.

For the image to appear natural to the driver, the AP0100AT corrects this barrel distortion and reprocesses the image so that the resulting distortion is much smaller. This is called distortion correction. Distortion correction is the ability to digitally correct the lens barrel distortion and to provide a natural view of objects. In addition, with barrel distortion one can adjust the perspective view to enhance the visibility by virtually elevating the point of viewing objects.

Perspective View

A backup camera has to be able to virtually adjust the vertical perspective as if the camera were placed immediately behind the vehicle pointed directly down, as illustrated in Figure 22. The vertical perspective adjustment may be employed temporarily to assist with parking conditions, or it may be enabled permanently by loading new parameters.

Figure 22: Vertical Perspective Adjustment





Pan, Tilt, Zoom and Rotate

Using the STE it is possible to implement image transformations like Pan, Tilt, Zoom and Rotate.

Figure 23: Uncorrected Image



Figure 24: Zoomed





Figure 25: Zoom and Look Left



Figure 26: Zoom and Look Right





Multi-Panel

STE supports multi-panel views, these can be 2 or 3 panels. This feature is ideally suited for applications where viewing at a junction is required.

Figure 27: Multi-Panel




Overlay Capability

Figure 26 highlights the graphical overlay data flow of the AP0100AT. The images are separated to fit into 4KB blocks of memory after compression.

- Up to seven overlays may be blended simultaneously
- Overlay size up to 720 x 576 pixels rendered
- Selectable readout: rotating order is user programmable
- Dynamic movement through predefined overlay images
- Palette of 32 colors out of 16 million with 16 colors per bitmap
- Each color has a YCbCr (8-8-8 bit) and 4 bits for the Alpha value (Transparency).
- Each layer has a built in fader which when enabled scales the Alpha value for each pixel.
- Blend factors may be changed dynamically to achieve smooth transitions

The overlay engine is controlled through host commands that allow a bitmap to be written piecemeal to a memory buffer through the two-wire serial interface, and through the DMA direct from SPI Flash memory. Multiple encoding passes may be required to fit an image into a 4KB block of memory; alternatively, the image can be divided into two or more blocks to make the image fit. Every graphic image may be positioned in an x/y direction and overlap with other graphic images.

The host may load an image at any time. Under control of DMA assist, data are transferred to the off-screen buffer in compressed form. This assures that no display data are corrupted during the replenishment of the four active overlay buffers.


Figure 28: Overlay Data Flow


Note: These images are not actually rendered, but show conceptual objects and object blending.




Serial Memory Partition

The contents of the Flash/EEPROM memory partition logically into three blocks (see Figure 27):

- Memory for overlay data and descriptors
- Memory for register settings, which may be loaded at boot-up
- Firmware extensions or software patches; in addition to the on-chip firmware, extensions reside in this block of memory

These blocks are not necessarily contiguous.

Figure 29: Memory Partitioning





Overlay Adjustment

To ensure a correct position of the overlay to compensate for assembly deviation, the overlay can be adjusted with assistance from the overlay statistics engine:

- The overlay statistics engine supports a windowed 8-bin luma histogram, either row-wise (vertical) or column-wise (horizontal).
- The example calibration statistics function of the firmware can be used to perform an automatic successive approximation search of a cross-hair target within the scene.
- On the first frame, the firmware performs a coarse horizontal search, followed by a coarse vertical search in the second frame.
- In subsequent frames, the firmware reduces the region-of-interest of the search to the histogram bins containing the greatest accumulator values, thereby refining the search.
- The resultant X, Y location of the cross-hair target can be used to assign a calibration value of offset selected overlay graphic image positions within the output image.
- The calib stats also supports a manual mode, which allows the host to access the raw accumulator values directly.


Composite Video Output

The external pin GPIO[3] can be used to configure the device for default NTSC or PAL operation. This and other video configuration settings are available as register settings accessible through the serial interface.

Single-Ended and Differential Composite Output

The composite output can be operated in a single-ended or differential mode by simply changing the external resistor configuration. For single-ended termination, see Figure 28 on page 42. The differential schematic is shown in Figure 29 on page 43.

Figure 30: Single-Ended Termination



Note: Only DAC signals shown


The DAC is differential, but it may be used to produce single-ended signals provided that the unused (DAC_NEG) output is terminated into a resistance to ground approximately equal to the load on the DAC_POS output. Without this termination, the internal bias



AP0100AT HDR: Image Signal Processor (ISP) Overlay Adjustment


circuits will not be kept in their proper operating regions and the dynamic performance of the DAC will be degraded. Termination straight into ground causes all of the power dissipation to occur on the chip, which is undesirable. If a one component saving was absolutely critical, termination straight to ground is a possibility.

Figure 31: Differential Connection



If the user is not using the analog output then Figure 30 shows how the signals should be connected.

Figure 32: No DAC





Slave Two-Wire Serial Interface (CCIS)

The two-wire slave serial interface bus enables read/write access to control and status registers within the AP0100AT.

The interface protocol uses a master/slave model in which a master controls one or more slave devices.

Protocol

Data transfers on the two-wire serial interface bus are performed by a sequence of low-level protocol elements, as follows:

- a start or restart condition
- a slave address/data direction byte
- a 16-bit register address
- an acknowledge or a no-acknowledge bit
- data bytes
- a stop condition

The bus is idle when both SCLK and SDATA are HIGH. Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can generate the start and stop conditions.

The SADDR pin is used to select between two different addresses in case of conflict with another device. If SADDR is LOW, the slave address is 0x90; if SADDR is HIGH, the slave address is 0xBA. See Table 15 below. The user can change the slave address by changing a register value.

Table 15: Two-Wire Interface ID Address Switching

| SADDR | Two-Wire Interface Address ID |
|-------|-------------------------------|
| 0 | 0x90 |
| 1 | 0xBA |

Start Condition

A start condition is defined as a HIGH-to-LOW transition on SDATA while SCLK is HIGH.

At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a “repeated start” or “restart” condition.

Data Transfer

Data is transferred serially, 8 bits at a time, with the MSB transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for the slave address/data direction byte and for message bytes. One data bit is transferred during each SCLK clock period. SDATA can change when SCLK is low and must be stable while SCLK is HIGH.



Slave Address/Data Direction Byte

Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. A “0” in bit [0] indicates a write, and a “1” indicates a read. The default slave addresses used by the AP0100AT are 0x90 (write address) and 0x91 (read address). Alternate slave addresses of 0xBA (write address) and 0xBB (read address) can be selected by asserting the SADDR input signal.

Message Byte

Message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data. The protocol used is outside the scope of the two-wire serial interface specification.

Acknowledge Bit

Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the SCLK clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases SDATA. The receiver indicates an acknowledge bit by driving SDATA LOW. As for data transfers, SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.

No-Acknowledge Bit

The no-acknowledge bit is generated when the receiver does not drive SDATA low during the SCLK clock period following a data transfer. A no-acknowledge bit is used to terminate a read sequence.

Stop Condition

A stop condition is defined as a LOW-to-HIGH transition on SDATA while SCLK is HIGH.

Typical Operation

A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a READ or a WRITE, where a “0” indicates a WRITE and a “1” indicates a READ. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.


If the request was a WRITE, the master then transfers the 16-bit register address to which a WRITE will take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master will then transfer the 16-bit data, as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master stops writing by generating a (re)start or stop condition. If the request was a READ, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, just as in the write request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, 8 bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The data transfer is stopped when the master sends a no-acknowledge bit.



Single READ from Random Location

Figure 31 shows the typical READ cycle of the host to the AP0100AT. The first two bytes sent by the host are an internal 16-bit register address. The following 2-byte READ cycle sends the contents of the registers to host.

Figure 33: Single READ from Random Location



Single READ from Current Location

Figure 32 shows the single READ cycle without writing the address. The internal address will use the previous address value written to the register.


Figure 34: Single Read from Current Location



Sequential READ, Start from Random Location

This sequence (Figure 33) starts in the same way as the single READ from random location (Figure 31 on page 46). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until “L” bytes have been read.

Figure 35: Sequential READ, Start from Random Location






Sequential READ, Start from Current Location

This sequence (Figure 34) starts in the same way as the single READ from current location (Figure 32). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte reads until “L” bytes have been read.


Figure 36: Sequential READ, Start from Current Location



Single Write to Random Location

Figure 35 shows the typical WRITE cycle from the host to the AP0100AT. The first 2 bytes indicate a 16-bit address of the internal registers with most-significant byte first. The following 2 bytes indicate the 16-bit data.

Figure 37: Single WRITE to Random Location






Sequential WRITE, Start at Random Location

This sequence (Figure 36) starts in the same way as the single WRITE to random location (Figure 35). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte writes until “L” bytes have been written. The WRITE is terminated by the master generating a stop condition.

Figure 38: Sequential WRITE, Start at Random Location





Device Configuration

After power is applied and the device is out of reset (either the power on reset, hard or soft reset), it will enter a boot sequence to configure its operating mode. There are essentially three configuration modes: Flash/EEPROM Config, Auto Config, and Host Config.

The AP0100AT firmware supports a System Configuration phase at start-up. This consists of three sub-phases of execution:

Flash detection, then one of:

- a. Flash Config
- b. Auto Config
- c. Host Config

The System Configuration phase is entered immediately following power-up or reset. Then the firmware performs Flash Detection.

Flash Detection attempts to detect the presence of an SPI Flash or EEPROM device:

- If no device is detected, the firmware then samples the SPI_SD1 pin state to determine the next mode:
 - If SPI_SD1 is low, then it enters the Host-Config mode.
 - If SPI_SD1 is high, then it enters the Auto-Config mode.
- If a device is detected, the firmware switches to the Flash-Config mode.

In the Flash-Config mode, the firmware interrogates the device to determine if it contains valid configuration records:

- If no records are detected, then the firmware enters the Auto-Config mode.
- If records are detected, the firmware processes them. By default, when all Flash records are processed the firmware switches to the Host-Config mode. However, the records encoded into the Flash can optionally be used to instruct the firmware to proceed to auto-config, or to start streaming (via a Change-Config).

In the Host-Config mode, the firmware performs no configuration, and remains idle waiting for configuration and commands from the host. The System Configuration phase is effectively complete and the AP0100AT will take no actions until the host issues commands.

The Auto-Config mode uses the GPIO [5..2] pins to configure the operation of the device, such as video format and pedestal (see Table 17, “GPIO Bit Descriptions in Auto-Config,” on page 50). After Auto-Config completes the firmware switches to the Change-Config mode.



Supported SPI Devices

Table 16 lists supported EEPROM/Flash devices. Devices not compatible will require a firmware patch. Contact Aptina for additional support.

Table 16: SPI Flash Devices

| Manufacturer | Device | Type | Size | Autodetected | ManuID |
|--------------------|------------|--------|----------|--------------|----------|
| Atmel | AT26DF081A | Flash | 1Mbyte | Yes | 0x1f4501 |
| Atmel | AT25DF161 | Flash | 2Mbyte | Yes | 0x1f4602 |
| Sanyo ¹ | LE25FW806 | Flash | 1Mbyte | Yes | 0x622662 |
| ST | M25P05A | Flash | 64kbyte | Yes | 0x202010 |
| ST | M25P16 | Flash | 2Mbyte | Yes | 0x202015 |
| ST | M95040 | EEPROM | 512byte | No | 0x20ffff |
| ST | M95020 | EEPROM | 256byte | No | 0x20ffff |
| ST | M95010 | EEPROM | 128byte | No | 0x20ffff |
| ST | M95M01 | EEPROM | 128kbyte | No | 0x20ffff |
| Microchip | M25AA080 | EEPROM | 1kbyte | No | 0x29ffff |
| Microchip | M25LC080 | EEPROM | 1kbyte | No | 0x29ffff |

Note: 1. Has been obsoleted.

Table 17: GPIO Bit Descriptions in Auto-Config


| | GPIO[5] | GPIO[4] | GPIO[3] | GPIO[2] |
|------------|---------------|-------------------|---------|-------------|
| Low ("0") | Normal | Normal | NTSC | No pedestal |
| High ("1") | Vertical Flip | Horizontal mirror | PAL | Pedestal |



Host Command Interface

The AP0100AT has a mechanism to write higher level commands, the Host Command Interface (HCI). Once a command has been written through the HCI, it will be executed by on chip firmware and the results are reported back. EEPROM or Flash memory is also available to store commands for later execution.

Figure 39: Interface Structure



Command Flow

The host issues a command by writing (through the two wire interface) to the Command Register. All commands are encoded with bit 15 set, which automatically generates the 'host command' (doorbell) interrupt to the microprocessor.

Assuming initial conditions, the host first writes the command parameters (if any) to the Parameters Pool (in the Command Handler's shared-variable page), then writes the command to Command Register. The firmware's interrupt handler is invoked, which immediately copies the Command Register contents. The interrupt handler then signals the Command Handler task to process the command.



If the host wishes to determine the outcome of the command, it must poll the Command Register waiting for the doorbell bit to become cleared. This indicates that the firmware completed processing the command. The contents of the Command Register indicate the command's result status. If the command generated response parameters, the host can now retrieve these from the Parameters Pool.

The host must not write to the Parameters Pool, nor issue another command, until the previous command completes. This is true even if the host does not care about the result of the previous command. It is strongly recommended that the host tests that the doorbell bit is clear before issuing a command.

Synchronous Command Flow

The typical 'flow' for synchronous commands is:

1. The host issues a 'request' command to perform an operation.
2. The registered command handler is invoked, validates the command parameters, then performs the operation. The handler returns the command result status to indicate the result of the operation.
3. The host retrieves the command result value, and any associated command response parameters.

Asynchronous Command Flow

The typical 'flow' for asynchronous commands is:

1. The host issues a 'request' command to start an operation.
2. The registered command handler is invoked, validates and copies the command parameters, then signals a separate task to perform the operation. The handler returns the ENOERR return value to indicate the command was acceptable and is in progress.
3. The host retrieves the command return value – if it is not ENOERR the host knows that the command was not accepted and is not in progress.
4. Subsequently, the host issues an appropriate 'get status' command to both poll whether the command has completed, and if so, retrieve any associated response parameters.
5. The registered command handler is invoked, determines the state of the command (via shared variables with the processing task), and returns either 'EBUSY' to indicate the command is still in progress, or it returns the result status of the command.
6. The host must re-issue the 'get status' command until it does not receive the EBUSY response.

Asynchronous commands exist to allow the Host to issue multiple commands to the various subsystems without having to wait for each command to complete. This prevents the host command interface from being blocked by a long-running command. Therefore, each asynchronous command has a "Get Status" (or similar) command to allow the Host to determine when the asynchronous command completes.



Start-up Host Command Lock-out

The AP0100AT firmware implements an internal Host Command 'lock'. At start-up, the firmware obtains this lock, which prevents the Host from successfully issuing a host command. All host commands will be rejected with EBUSY until the lock is freed.

The firmware releases the Host Command lock when it completes its start-up configuration processing. The time to do this is dependent upon the configuration mechanism. It is recommended that the Host poll the device with the System Manager Get State command until ENOERR is returned.

Once the host can send serial commands they should perform the following sequence.

1. POLL command_register[15] until it clears (This is called the doorbell bit).
2. Continuously issue the SYSMGR_GET_STATE command (0x8101) until the result status is not EBUSY

Below is some pseudocode that a host could use to implement the above sequence:

```
def systemWaitReadyFollowingReset(numRetries=10):
    """API function: waits for the system to be ready following reset (or powerup)
    - first wait for the doorbell bit to clear - this indicates that the device can
    accept host commands.
    - then wait until the system has completed its configuration phase; the system is
    ready when the SYSMGR_GET_STATE command does not return EBUSY.
    - note the time for the system to be ready is dependent upon the active system
    configuration mode.
    - numRetries is the number of retries before timing-out
    - returns result status code
    """

    # Wait for doorbell bit to clear (indicates device can receive host commands)
    retries = numRetries
    while (0 != retries):
        if (reg.COMMAND_REGISTER.DOORBELL.uncached_value == 0): break    # ready to receive
commands
        retries -= 1

    if (0 == retries):
        # device failed to respond in time
        return printError(ResultStatus.EIO, 'systemWaitReadyFollowingReset failed (doorbell
failed to clear)')

    # Wait for the System Manager to complete the System Configuration phase
    retries = numRetries
    while (0 != retries):

        res, currentState = sysmgrGetState()

        if (ResultStatus.ENOERR == res): break    # we're done
        if (ResultStatus.EBUSY != res):
            return printError(res, 'systemWaitReadyFollowingReset failed (sysmgrGetState
failed)')

        retries -= 1

    if (0 == retries):
        # device failed to respond in time
        return printError(ResultStatus.EAGAIN, 'systemWaitReadyFollowingReset failed (device
busy)')

    return res
```



Multitasking

The AP0100AT firmware is multitasking; therefore note that it is possible for an internally requested command to be in-progress when the Host issues a command. In these circumstances, the Host command is immediately rejected with EBUSY. The Host should reissue the command after a short interval.

Host Commands

Overview

The AP0100AT supports a number of functional modules or processing subsystems. Each module or subsystem exposes commands to the host to control and configure its operation.

Command Parameters

Command parameters are written to the Parameters Pool shared-variables by the host prior to invoking the command. Similarly, any Command Response parameters are also written back to the Parameters Pool by the firmware.

Result Status Codes

Table 18 shows the result status codes that are written by the Command Handler to the Host Command register, in response to a command.

Table 18: Result Status Codes

| Value | Mnemonic | Typical Interpretation – each command may re-interpret |
|-------|----------|--|
| 0x00 | ENOERR | No error – command was successful |
| 0x01 | ENOENT | No such entity |
| 0x02 | EINTR | Operation interrupted |
| 0x03 | EIO | I/O failure |
| 0x04 | E2BIG | Too big |
| 0x05 | EBADF | Bad file/handle |
| 0x06 | EAGAIN | Would-block, try again |
| 0x07 | ENOMEM | Not enough memory/resource |
| 0x08 | EACCES | Permission denied |
| 0x09 | EBUSY | Entity busy, cannot support operation |
| 0x0A | EEXIST | Entity exists |
| 0x0B | ENODEV | Device not found |
| 0x0C | EINVAL | Invalid argument |
| 0x0D | ENOSPC | no space/resource to complete |
| 0x0E | ERANGE | parameter out-of-range |
| 0x0F | ENOSYS | operation not supported |
| 0x10 | EALREADY | already requested/exists |

Note: Any unrecognized host commands will be immediately rejected by the Command Handler, with result status code ENOSYS.



Summary of Host Commands

Table 19 on page 55 through Table 30 on page 57 show summaries of the host commands. The commands are divided into the following sections:

- System Manager
- Overlay
- GPIO
- Flash Manager
- STE
- Sequencer
- Patch Loader
- Miscellaneous
- Calibration Stats

Following is a summary of the Host Interface commands. The description gives a quick orientation. The “Type” column shows if it is an asynchronous or synchronous command. For a complete list of all commands including parameters, consult the Host Command Interface Specification document.

Table 19: System Manager Host Command

| System Manager Host Command | Value | Type | Description |
|-----------------------------|--------|--------------|--|
| Set State | 0x8100 | Asynchronous | Request the system enter a new state |
| Get State | 0x8101 | Synchronous | Get the current state of the system |
| Config Power Management | 0x8102 | Synchronous | Configures the power state of the system |

Table 20: Overlay Host Commands

| Overlay Host Command | Value | Type | Description |
|----------------------|--------|--------------|--|
| Enable Overlay | 0x8200 | Synchronous | Enable or disable the overlay subsystem |
| Get Overlay State | 0x8201 | Synchronous | Retrieves the state of the overlay subsystem |
| Set Calibration | 0x8202 | Synchronous | Set the calibration offset |
| Set Bitmap Property | 0x8203 | Synchronous | Set a property of a bitmap |
| Get Bitmap Property | 0x8204 | Synchronous | Get a property of a bitmap |
| Set String Property | 0x8205 | Synchronous | Set a property of a character string |
| Load Buffer | 0x8206 | Asynchronous | Load an overlay buffer with a bitmap (from Flash) |
| Load Status | 0x8207 | Synchronous | Retrieve status of an active load buffer operation |
| Write Buffer | 0x8208 | Synchronous | Write directly to an overlay buffer |
| Read Buffer | 0x8209 | Synchronous | Read directly from an overlay buffer |
| Enable Layer | 0x820A | Synchronous | Enable or disable an overlay layer |
| Get Layer Status | 0x820B | Synchronous | Retrieve the status of an overlay layer |
| Set String | 0x820C | Synchronous | Set the character string |
| Get String | 0x820D | Synchronous | Get the current character string |
| Load String | 0x820E | Asynchronous | Load a character string (from Flash) |



AP0100AT HDR: Image Signal Processor (ISP) Summary of Host Commands

Table 21: STE Manager Host Commands

| STE Manager Host Command | Value | Type | Description |
|--------------------------|--------|--------------|---|
| Config | 0x8310 | Synchronous | Configure using the default NTSC or PAL configuration stored in ROM |
| Load Config | 0x8311 | Asynchronous | Load a configuration from SPI NVM to the configuration cache |
| Load Status | 0x8312 | Synchronous | Get status of a Load Config request |
| Write Config | 0x8313 | Synchronous | Write a configuration (via CCIS) to the configuration cache |

Table 22: GPIO Host Commands

| GPIO Host Command | Value | Type | Description |
|---------------------|--------|-------------|---|
| Set GPIO Property | 0x8400 | Synchronous | Set a property of one or more GPIO pins |
| Get GPIO Property | 0x8401 | Synchronous | Retrieve a property of a GPIO pin |
| Set GPIO State | 0x8402 | Synchronous | Set the state of a GPIO pin or pins |
| Get GPIO State | 0x8403 | Synchronous | Get the state of a GPIO pin or pins |
| Set GPI Association | 0x8404 | Synchronous | Associate a GPI pin state with a Command Sequence stored in SPI NVM |
| Get GPI Association | 0x8405 | Synchronous | Retrieve a GPIO pin association |

Table 23: Flash Manager Host Command

| Flash Mgr Host Command | Value | Type | Description |
|------------------------|--------|--------------|--|
| Get Lock | 0x8500 | Asynchronous | Request the Flash Manager access lock |
| Lock Status | 0x8501 | Synchronous | Retrieve the status of the access lock request |
| Release Lock | 0x8502 | Synchronous | Release the Flash Manager access lock |
| Config | 0x8503 | Synchronous | Configure the Flash Manager and underlying SPI NVM subsystem |
| Read | 0x8504 | Asynchronous | Read data from the SPI NVM |
| Write | 0x8505 | Asynchronous | Write data to the SPI NVM |
| Erase Block | 0x8506 | Asynchronous | Erase a block of data from the SPI NVM |
| Erase Device | 0x8507 | Asynchronous | Erase the SPI NVM device |
| Query Device | 0x8508 | Asynchronous | Query device-specific information |
| Status | 0x8509 | Synchronous | Obtain status of current asynchronous operation |
| Config Device | 0x850A | Synchronous | Configure the attached SPI NVM device |

Table 24: Sequencer Host Command

| Sequencer Host Command | Value | Type | Description |
|------------------------|--------|--------------|--|
| Refresh | 0x8606 | Asynchronous | Refresh the automatic image processing algorithm configuration |
| Refresh Status | 0x8607 | Synchronous | Retrieve the status of the last Refresh operation |

Table 25: Patch Loader Host Command

| Patch Loader Host Command | Value | Type | Description |
|---------------------------|--------|--------------|---|
| Load Patch | 0x8700 | Asynchronous | Load a patch from SPI NVM and automatically apply |
| Status | 0x8701 | Synchronous | Get status of an active Load Patch or Apply Patch request |
| Apply Patch | 0x8702 | Asynchronous | Apply a patch (already located in Patch RAM) |
| Reserve RAM | 0x8706 | Synchronous | Reserve RAM to contain a patch |



Table 26: Miscellaneous Host Command

| Miscellaneous Host Command | Value | Type | Description |
|------------------------------|--------|-------------|---|
| Invoke Command Seq | 0x8900 | Synchronous | Invoke a sequence of commands stored in SPI NVM |
| Config Command Seq Processor | 0x8901 | Synchronous | Configures the Command Sequence processor |
| Wait for Event | 0x8902 | Synchronous | Wait for a system event to be signalled |

Table 27: Calibration Stats Host Commands

| Calibration Stats Host Command | Value | Type | Description |
|--------------------------------|--------|--------------|----------------------------|
| Calib Stats Control | 0x8B00 | Asynchronous | Start statistics gathering |
| Calib Stats Read | 0x8B01 | Synchronous | Read the results back |

Table 28: Event Monitor Host Command

| Event Monitor Host Command | Value | Type | Description |
|-------------------------------|--------|-------------|---|
| Event Monitor Set Association | 0x8C00 | Synchronous | Associate an system event with a Command Sequence stored in NVM |
| Event Monitor Get Association | 0x8C01 | Synchronous | Retrieve an event association |

Table 29: CCI Manager Host Commands

| CCI Manager Host Command | Value | Type | Description |
|--------------------------|--------|--------------|--|
| Get Lock | 0x8D00 | Asynchronous | Request the CCI Manager access lock |
| Lock Status | 0x8D01 | Synchronous | Retrieve the status of the access lock request |
| Release Lock | 0x8D02 | Synchronous | Release the CCI Manager access lock |
| Config | 0x8D03 | Synchronous | Configure the CCI Manager and underlying CCI subsystem |
| Set Device | 0x8D04 | Synchronous | Set the target CCI device address |
| Read | 0x8D05 | Asynchronous | Read one or more bytes from a 16-bit address |
| Write | 0x8D06 | Asynchronous | Write one or more bytes to a 16-bit address |
| Write Bitfield | 0x8D07 | Asynchronous | Read-modify-write 16-bit data to a 16-bit address |
| CCI Status | 0x8D08 | Synchronous | Obtain status of current asynchronous operation |

Table 30: Sensor Manager Host Commands

| Sensor Manager Host Command | Value | Type | Description |
|-----------------------------|--------|-------------|----------------------------|
| Discover Sensor | 0x8E00 | Synchronous | Discover sensor |
| Initialize Sensor | 0x8E01 | Synchronous | Initialize attached sensor |




Usage Modes

How a camera based on the AP0100AT will be configured depends on what features are used. In the simplest case, an AP0100AT operating in Auto-Config mode with no customized settings might be sufficient. A back-up camera with dynamic input from the steering system will require a μ C with a system bus interface. Flash sizes vary depending on the register and firmware data being transferred—somewhere between 1KB to 16MB. The two-wire bus is adequate since only high-level commands are used.

In the simplest case no EEPROM or Flash memory or μ C is required, as shown in Figure 38. This is truly a single chip operation.

Figure 40: Auto-Config Mode



The AP0100AT can be configured by a serial EEPROM or Flash through the SPI Interface.

Figure 41: Flash Mode






Figure 42: Host Mode with Flash





In this configuration all settings are communicated to the AP0100AT and sensor through the microcontroller.

Figure 43: Host Mode



Caution Stresses greater than those listed in Table 31 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 31: Absolute Maximum Ratings

| Parameter | Rating | | Unit |
|-------------------------------|--------|---------------------------|------|
| | Min | Max | |
| Digital power (1.8V) | -0.3 | 4.95 | V |
| Host I/O power (2.5V, 3.3V) | 2.25 | 5.4 | V |
| Sensor I/O power (1.8V, 2.8V) | 1.7 | 5.4 | V |
| Digital DAC power | 1.1 | 2.5 | V |
| PLL power | 1.1 | 2.5 | V |
| Digital core power | 1.1 | 2.5 | V |
| OTPM power (2.5V, 3.3V) | 2.25 | 5.4 | V |
| DC Input Voltage | -0.3 | V _{DDIO_} * +0.3 | V |
| DC Output Voltage | -0.3 | V _{DDIO_} * +0.3 | V |
| Storage temperature | -50 | 150 | °C |

**Table 32: Electrical Characteristics and Operating Conditions**

| Parameter | Condition | Min | Typ | Max | Unit |
|---|-----------|------|---------|------|------|
| Supply input to on-chip regulator (VDD_REG) | | 1.62 | 1.8 | 1.98 | V |
| Host IO voltage (VDDIO_H) | | 2.25 | 2.5/3.3 | 3.6 | V |
| Sensor IO voltage (VDDIO_S) | | 1.7 | 1.8/2.8 | 3.1 | V |
| Core voltage (VDD) | | 1.08 | 1.2 | 1.32 | V |
| PLL voltage (VDD_PLL) | | 1.08 | 1.2 | 1.32 | V |
| DAC digital voltage (VDD_DAC) | | 1.08 | 1.2 | 1.32 | V |
| DAC analog voltage (VDDA_DAC) | | 3 | 3.3 | 3.6 | V |
| HiSPi PHY voltage (VDD_PHY) | | 2.3 | 2.8 | 3.1 | V |
| OTPM power supply (VDDIO_OTPM) | | 2.25 | 2.5/3.3 | 3.6 | V |
| Functional operating temperature | | -40 | | 105 | °C |
| Storage temperature | | -55 | | 150 | °C |

Table 33: Inrush Current

| Supply | Voltage | Max Current (mA) |
|------------|---------|------------------|
| AVDD | 1.8 | 240 |
| VDDIO_H | 2.5/3.3 | 260 |
| VDDIO_S | 1.8 | 15 |
| VDDIO_S | 2.8 | 55 |
| VDDA_DAC | 3.3 | 270 |
| VDDIO_OTPM | 2.5/3.3 | 180 |

**Table 34: AC Electrical Characteristics**

Default Setup Conditions: $f_{EXTCLK} = 27\text{ MHz}$, $V_{DDIO_H} = V_{DD_OTPM} = 2.8\text{V}$, $V_{DD_REG} = V_{DDIO_S} = 1.8\text{V}$, $V_{DDA_DAC} = 3.3\text{V}$, $V_{DD_DAC} = 1.2\text{V}$; $T_j = 25^\circ\text{C}$ unless otherwise stated

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit | Notes |
|---------------|--|--------------------------|-----|-----|--------|------|-------|
| f_{EXTCLK} | External clock frequency | | 6 | | 30 | MHz | 1 |
| t_R | External input clock rise time | 10%-90% V_{DDIO_H} | – | 2 | 5 | ns | 2 |
| t_F | External input clock fall time | 90%-10% V_{DDIO_H} | – | 2 | 5 | ns | 2 |
| D_{EXTCLK} | External input clock duty cycle | | 40 | 50 | 60 | % | |
| t_{JITTER} | External input clock jitter | | – | 500 | – | ps | |
| f_{PIXCLK} | Pixel clock frequency (one-clock/pixel) | | 6 | | 74.125 | MHz | |
| | Pixel clock frequency (two-clocks/pixel) | | 6 | | 84 | | |
| $t_{RPIXCLK}$ | Pixel clock rise time | $C_{LOAD} = 35\text{pf}$ | – | 2 | 5 | ns | |
| $t_{FPIXCLK}$ | Pixel clock fall time | $C_{LOAD} = 35\text{pf}$ | – | 2 | 5 | ns | |
| t_{PD} | PIXCLK to data valid | | – | 1 | 5 | ns | |
| t_{PFH} | PIXCLK to FV HIGH | | – | 1 | 5 | ns | |
| t_{PLH} | PIXCLK to LV HIGH | | – | 1 | 5 | ns | |
| t_{PFL} | PIXCLK to FV LOW | | – | 1 | 5 | ns | |
| t_{PLL} | PIXCLK to LV LOW | | – | 1 | 5 | ns | |

- Notes:
1. V_{IH}/V_{IL} restrictions apply.
 2. This is applicable only a when the PLL is bypassed. When the PLL is being used then the user should ensure that V_{IH}/V_{IL} is met.

Table 35: DC Electrical Characteristics

| Symbol | Parameter | Condition | Min | Max | Unit | Notes |
|----------|-----------------------|---|---------------------------------------|--------------------------------------|---------------|-------|
| V_{IH} | Input HIGH voltage | | V_{DDIO_H} or $V_{DDIO_S} * 0.8$ | – | V | 1 |
| V_{IL} | Input LOW voltage | | – | V_{DDIO_H} or $V_{DDIO_S} * 0.2$ | V | 1 |
| I_{IN} | Input leakage current | $V_{IN} = 0\text{V}$ or $V_{IN} = V_{DDIO_H}$ or V_{DDIO_S} | | 10 | μA | 2 |
| V_{OH} | Output HIGH voltage | | V_{DDIO_H} or $V_{DDIO_S} * 0.80$ | – | V | |
| V_{OL} | Output LOW voltage | | – | V_{DDIO_H} or $V_{DDIO_S} * 0.2$ | V | |

- Note:
1. V_{IL} and V_{IH} have min/max limitations specified by absolute ratings.
 2. Excludes pins that have internal PU resistors.




NTSC Signal Parameters

Table 36: NTSC Signal Parameters

Default Setup Conditions: $f_{EXTCLK} = 27 \text{ MHz}$, $V_{DD_REG} = 1.8\text{V}$, $V_{DD_IO_S} = 1.8\text{V}$, $V_{DDA_DAC} = 3.3\text{V}$,
 $V_{DDIO_OTPM} = 2.5\text{V}$, $V_{DD_PHY} = 2.5\text{V}$

| Parameter | Min | Typ | Max | Units | Notes |
|--------------------------------------|----------|----------|----------|---------------|---------|
| Line Frequency | 15734.25 | 15734.27 | 15734.28 | Hz | |
| Field Frequency | 59.94 | 59.94 | 59.94 | Hz | |
| Sync Rise Time | 111 | 148 | 222 | ns | |
| Sync Fall Time | 111 | 148 | 222 | ns | |
| Sync Width | 4.60 | 4.74 | 4.80 | μs | |
| Sync Level | 39 | 40 | 41 | IRE | 2 |
| Burst Level | 36 | 40 | 44 | IRE | 2 |
| Sync to Setup (with pedestal off) | 9.2 | 9.5 | 10.3 | μs | |
| Sync to Burst Start | 4.71 | 5.3 | 5.71 | μs | |
| Front Porch | 1.27 | 1.7 | 2.22 | μs | |
| Black Level | 5 | 7.5 | 10 | IRE | 1, 2, 3 |
| White Level | 90 | 100 | 110 | IRE | 1, 2, 3 |

- Notes:
1. Black and white levels are referenced to the blanking level.
 2. NTSC convention standardized by the IRE (1 IRE = 7.14mV).
 3. DAC ref = 3.74k Ω , load = 37.5 Ω .


Figure 44: Video Timing

Table 37: Video Timing: Specification from Rec. ITU-R BT.470

| | Signal | NTSC 27 MHz | PAL 27 MHz | Units |
|---|--------------------------|------------------|------------------|---------------|
| A | H Period | 63.556 | 64.00 | μs |
| B | Hsync to burst | 4.71 to 5.71 | 5.60 ± 0.10 | μs |
| C | burst | 2.23 to 3.11 | 2.25 ± 0.23 | μs |
| D | Hsync to Signal | 9.20 to 10.30 | 10.20 ± 0.30 | μs |
| E | Video Signal | 2.655 ± 0.20 | $52 +0, -0.3$ | μs |
| F | Front | 1.27 to 2.22 | $1.5 +0.3, -0.0$ | μs |
| G | Hsync Period | 4.70 ± 0.10 | 4.70 ± 0.20 | μs |
| H | Sync rising/falling edge | ≤ 0.25 | 0.20 ± 0.10 | μs |



Figure 45: Equalizing Pulse




Table 38: Equalizing Pulse: Specification from Rec. ITU-R BT.470

| | Signal | NTSC 27 MHz | PAL 27 MHz | Units |
|---|---------------------------|-----------------|-----------------|---------------|
| I | H/2 Period | 31.778 | 32.00 | μs |
| J | Pulse width | 2.30 ± 0.10 | 2.35 ± 0.10 | μs |
| K | Pulse rising/falling edge | ≤ 0.25 | 0.25 ± 0.05 | μs |
| L | Signal to pulse | 1.50 ± 0.10 | 3.0 ± 2.0 | μs |



Figure 46: V Pulse




Table 39: V Pulse: Specification from Rec. ITU-R BT.470

| | Signal | NTSC 27 MHz | PAL 27 MHz | Units |
|---|---------------------------|--------------------|------------------|---------------|
| M | H/2 Period | 31.778 | 32.00 | μs |
| N | Pulse width | 27.10 (nominal) | 27.30 ± 0.10 | μs |
| O | V pulse interval | 4.70 ± 0.10 | 4.70 ± 0.10 | μs |
| P | Pulse rising/falling edge | ≤ 0.25 | 0.25 ± 0.05 | μs |

Table 40: Standby Current Consumption

Default Setup Conditions: $f_{\text{EXTCLK}} = 27 \text{ MHz}$, $V_{\text{DD_REG}} = 1.8\text{V}$; $V_{\text{DDIO_H}}$ not included in measurement
 $V_{\text{DDIO_S}} = 1.8\text{V}$, $V_{\text{DDA_DAC}} = 3.3\text{V}$, $V_{\text{DDIO_OTPM}} = 2.5\text{V}$, $V_{\text{DD_PHY}} = 2.5\text{V}$, $T_j = 105^\circ\text{C}$ unless otherwise stated

| Parameter | Condition | Typ | Max | Unit |
|---|--------------------------------------|-----|-----|------|
| Total standby current when asserting the STANDBY signal | | 3.2 | | mA |
| | | 6.9 | | mW |
| Total standby current | $f_{\text{EXTCLK}} = 27 \text{ MHz}$ | 3.5 | | mA |
| | | 7.6 | | mW |

**Table 41: Operating Current Consumption**
 Default Setup Conditions: $f_{EXTCLK} = 27 \text{ MHz}$, $V_{DD_REG} = 1.8\text{V}$; V_{DDIO_H} not included in measurement

 $V_{DDIO_S} = 1.8\text{V}$, $V_{DDA_DAC} = 3.3\text{V}$, $V_{DDIO_OTPM} = 2.5\text{V}$, $V_{DD_PHY} = 2.5\text{V}$, $T_j = 105^\circ\text{C}$ unless otherwise stated

| Symbol | Conditions | Min | Typ | Max | Unit |
|--------------------------------|--|------|------|------|------|
| V_{DD_REG} | | 1.62 | 1.8 | 1.98 | V |
| $V_{DDIO_H} = 2.5\text{V}$ | | 2.25 | 2.5 | 2.75 | V |
| $V_{DDIO_H} = 3.3\text{V}$ | | 3 | 3.3 | 3.6 | V |
| $V_{DDIO_S} = 1.8\text{V}$ | | 1.7 | 1.8 | 1.9 | V |
| $V_{DDIO_S} = 2.8\text{V}$ | | 2.5 | 2.8 | 3.1 | V |
| $V_{DDIO_OTPM} = 2.5\text{V}$ | | 2.25 | 2.5 | 2.75 | V |
| $V_{DDIO_OTPM} = 3.3\text{V}$ | | 3 | 3.3 | 3.6 | V |
| V_{DDA_DAC} | | 3 | 3.3 | 3.6 | V |
| V_{DD_PHY} | | 2.3 | 2.8 | 3.1 | V |
| I_{DD_REG} | NTSC HiSPi 12-bit | | 63.7 | | mA |
| | NTSC HiSPi 14-bit | | 63.6 | | mA |
| | NTSC | | 64.1 | | mA |
| | PAL | | 59.5 | | mA |
| | STE progressive YCbCr_422_10_10 | | 69.1 | | mA |
| | STE progressive YCbCr_422_16 | | 69.0 | | mA |
| | STE progressive YCbCr_422_8_8 | | 69.5 | | mA |
| I_{DDIO_S} | NTSC HiSPi 12-bit | | 3.2 | | mA |
| | NTSC HiSPi 14-bit | | 3.2 | | mA |
| | NTSC | | 3.3 | | mA |
| | PAL | | 3.3 | | mA |
| | STE progressive YCbCr_422_10_10 | | 3.1 | | mA |
| | STE progressive YCbCr_422_16 | | 3.1 | | mA |
| | STE progressive YCbCr_422_8_8 | | 3.1 | | mA |
| I_{DDIO_OTPM} | NTSC HiSPi 12-bit | | 0.1 | | mA |
| | NTSC HiSPi 14-bit | | 0.1 | | mA |
| | NTSC | | 0.1 | | mA |
| | PAL | | 0.1 | | mA |
| | STE progressive YCbCr_422_10_10 | | 0.1 | | mA |
| | STE progressive YCbCr_422_16 | | 0.1 | | mA |
| | STE progressive YCbCr_422_8_8 | | 0.1 | | mA |
| I_{DDA_DAC} | NTSC HiSPi 12-bit | | 15.4 | | mA |
| | NTSC HiSPi 14-bit | | 15.4 | | mA |
| | NTSC | | 15.4 | | mA |
| | PAL | | 15.4 | | mA |
| | STE progressive YCbCr_422_10_10 720p30 | | 0.0 | | mA |
| | STE progressive YCbCr_422_16 720p30 | | 0.0 | | mA |
| | STE progressive YCbCr_422_8_8 720p30 | | 0.0 | | mA |
| I_{DD_PHY} | NTSC HiSPi 12-bit | | 0.3 | | mA |
| | NTSC HiSPi 14-bit | | 0.3 | | mA |
| | NTSC | | 0.0 | | mA |
| | PAL | | 0.0 | | mA |
| | STE progressive YCbCr_422_10_10 720p30 | | 0.0 | | mA |
| | STE progressive YCbCr_422_16 720p30 | | 0.0 | | mA |
| | STE progressive YCbCr_422_8_8 720p30 | | 0.0 | | mA |

**Table 41: Operating Current Consumption**
 Default Setup Conditions: $f_{EXTCLK} = 27 \text{ MHz}$, $V_{DD_REG} = 1.8\text{V}$; V_{DDIO_H} not included in measurement

 $V_{DDIO_S} = 1.8\text{V}$, $V_{DDA_DAC} = 3.3\text{V}$, $V_{DDIO_OTPM} = 2.5\text{V}$, $V_{DD_PHY} = 2.5\text{V}$, $T_J = 105^\circ\text{C}$ unless otherwise stated

| Symbol | Conditions | Min | Typ | Max | Unit |
|-------------------------|--|-----|-------|-----|------|
| Total power consumption | NTSC HiSPi 12-bit | | 172.0 | | mW |
| | NTSC HiSPi 14-bit | | 171.9 | | mW |
| | NTSC | | 172.2 | | mW |
| | PAL | | 163.8 | | mW |
| | STE progressive YCbCr_422_10_10 720p30 | | 130.1 | | mW |
| | STE progressive YCbCr_422_16 720p30 | | 129.9 | | mW |
| | STE progressive YCbCr_422_8_8 720p30 | | 130.8 | | mW |



Two-Wire Serial Register Interface

The electrical characteristics of the two-wire serial register interface (SCLK, SDATA) are shown in Figure 45 and Table 42.

Figure 47: Slave Two Wire Serial Bus Timing Parameters (CCIS)




Table 42: Slave Two-Wire Serial Bus Characteristics (CCIS)

Default Setup Conditions: $f_{EXTCLK} = 27 \text{ MHz}$; $V_{DDIO_H} = V_{DD_OTPM} = 2.8\text{V}$; $V_{DD_REG} = V_{DDIO_S} = 1.8\text{V}$; $V_{DDA_DAC} = 3.3\text{V}$; $V_{DD_DAC} = 1.2\text{V}$; $T_j = 25^\circ\text{C}$ unless otherwise stated

| Parameter | Symbol | Standard-Mode | | Fast-Mode | | Unit |
|---|----------------|----------------|-------------------|----------------------------|------------------|---------------|
| | | Min | Max | Min | Max | |
| SCLK Clock Frequency | f_{SCL} | 0 | 100 | 0 | 400 | KHz |
| Hold time (repeated) START condition. | | | | | | |
| After this period, the first clock pulse is generated | $t_{HD;STA}$ | 4.0 | - | 0.6 | - | μS |
| LOW period of the SCLK clock | t_{LOW} | 4.7 | - | 1.3 | - | μS |
| HIGH period of the SCLK clock | t_{HIGH} | 4.0 | - | 0.6 | - | μS |
| Set-up time for a repeated START condition | $t_{SU;STA}$ | 4.7 | - | 0.6 | - | μS |
| Data hold time | $t_{HD;DAT}$ | 0 ² | 3.45 ³ | 0 | 0.9 ³ | μS |
| Data set-up time | $t_{SU;DAT}$ | 250 | - | 100 | - | nS |
| Rise time of both SDATA and SCLK signals | t_r | - | 1000 | $20 + 0.1C_b$ | 300 | nS |
| Fall time of both SDATA and SCLK signals | t_f | - | 300 | $20 + 0.1C_b$ ⁴ | 300 | nS |
| Set-up time for STOP condition | $t_{SU;STO}$ | 4.0 | - | 0.6 | - | μS |
| Bus free time between a STOP and START condition | t_{BUF} | 4.7 | - | 1.3 | - | μS |
| Capacitive load for each bus line | C_b | - | 400 | - | 400 | pF |
| Serial interface input pin capacitance | C_{IN_SI} | - | 3.3 | - | 3.3 | pF |
| SDATA max load capacitance | C_{LOAD_SD} | - | 30 | - | 30 | pF |
| SDATA pull-up resistor | R_{SD} | 1.5 | 4.7 | 1.5 | .7 | K Ω |

- Note:
1. All values referred to $V_{IHmin} = 0.9 V_{DD}$ and $V_{ILmax} = 0.1 V_{DD}$ levels. $EXCLK = 27 \text{ MHz}$.
 2. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the undefined region of the falling edge of SCLK.
 3. The maximum $t_{HD;DAT}$ has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCLK signal.
 4. C_b = total capacitance of one bus line in pF.

The electrical characteristics of the master two-wire serial register interface (M_SCLK, M_SDATA) are shown in Figure 45 and Table 42.



AP0100AT HDR: Image Signal Processor (ISP) Two-Wire Serial Register Interface

Figure 48: Master Two Wire Serial Bus Timing Parameters (CCIM)




Table 43: Master Two-Wire Serial Bus Characteristics (CCIM)


Default Setup Conditions: $f_{EXTCLK} = 27 \text{ MHz}$; $V_{DDIO_H} = V_{DD_OTPM} = 2.8\text{V}$; $V_{DD_REG} = V_{DDIO_S} = 1.8\text{V}$; $V_{DDA_DAC} = 3.3\text{V}$; $V_{DD_DAC} = 1.2\text{V}$; $T_j = 25^\circ\text{C}$ unless otherwise stated

| Parameter | Symbol | Standard-Mode | | Fast-Mode | | Unit |
|---|----------------|----------------|-------------------|----------------------------|------------------|---------------|
| | | Min | Max | Min | Max | |
| M_SCLK Clock Frequency | f_{SCL} | 0 | 100 | 0 | 400 | KHz |
| Hold time (repeated) START condition. | | | | | | |
| After this period, the first clock pulse is generated | $t_{HD;STA}$ | 4.0 | - | 0.6 | - | μS |
| LOW period of the M_SCLK clock | t_{LOW} | 4.7 | - | 1.2 | - | μS |
| HIGH period of the M_SCLK clock | t_{HIGH} | 4.0 | - | 0.6 | - | μS |
| Set-up time for a repeated START condition | $t_{SU;STA}$ | 4.7 | - | 0.6 | - | μS |
| Data hold time | $t_{HD;DAT}$ | 0 ² | 3.45 ³ | 0 | 0.9 ³ | μS |
| Data set-up time | $t_{SU;DAT}$ | 250 | - | 100 | - | nS |
| Rise time of both M_SDATA and M_SCLK signals | t_r | - | 1000 | $20 + 0.1C_b$ | 300 | nS |
| Fall time of both M_SDATA and M_SCLK signals | t_f | - | 300 | $20 + 0.1C_b$ ⁴ | 300 | nS |
| Set-up time for STOP condition | $t_{SU;STO}$ | 4.0 | - | 0.6 | - | μS |
| Bus free time between a STOP and START condition | t_{BUF} | 4.7 | - | 1.3 | - | μS |
| Capacitive load for each bus line | C_b | - | 400 | - | 400 | pF |
| Serial interface input pin capacitance | C_{IN_SI} | - | 3.3 | - | 3.3 | pF |
| M_SDATA max load capacitance | C_{LOAD_SD} | - | 30 | - | 30 | pF |
| M_SDATA pull-up resistor | R_{SD} | 1.5 | 4.7 | 1.5 | .7 | K Ω |


- Note:
1. All values referred to $V_{IHmin} = 0.9 V_{DD}$ and $V_{ILmax} = 0.1 V_{DD}$ levels. $EXCLK = 27 \text{ MHz}$.
 2. A device must internally provide a hold time of at least 300 ns for the M_SDATA signal to bridge the undefined region of the falling edge of M_SCLK.
 3. The maximum $t_{HD;DAT}$ has only to be met if the device does not stretch the LOW period (t_{LOW}) of the M_SCLK signal.
 4. C_b = total capacitance of one bus line in pF.

Package and Die Options

Figure 49: Package Diagram



| | |
|---|--|
| 1 | DIMENSIONS ARE IN MM. DIMENSIONS IN () ARE FOR REFERENCE ONLY |
| 2 | SOLDER BALL MATERIAL: SAC305. |
| 3 | ENCAPSULANT: EPOXY MOLDING COMPOUND. |
| 4 | SUBSTRATE MATERIAL: EPOXY LAMINATE. |
| 5 | DIMENSIONS APPLY TO SOLDER BALLS POST REFLOW PRE-REFLOW BALL IS $\phi 0.3$ ON A $\phi 0.27$ SMD BALL PAD. |
| 6 | THIS AREA RESERVED FOR LASER MARKING. |





Revision History

| | |
|--|----------------|
| Rev. B, Preliminary | 8/2/12 |
| <ul style="list-style-type: none"> • Separated AP100 DS into AP0100AT and AP0100CS versions • Updated to Preliminary • Updated Table 2, “Key Performance Parameters,” on page 1 • Updated Table 3, “Pin Descriptions,” on page 9 • Updated Figure 6: “Power-Up and Power-Down Sequence,” on page 14 • Updated Table 6, “Power-Up and Power-Down Signal Timing,” on page 14 • Added Table 7, “Output States,” on page 15 • Updated Figure 7: “Hard Reset Operation,” on page 17 • Updated “Multi-Camera Synchronization Support” on page 19 • Added “Flicker Detection” on page 30 • Updated Table 12, “YCbCr Output Modes,” on page 30 • Added “Pan, Tilt, Zoom and Rotate” on page 37 • Updated “Multi-Panel” on page 40 • Updated Table 16, “SPI Flash Devices,” on page 50 • Updated Table 32, “Electrical Characteristics and Operating Conditions,” on page 60 • Updated Table 34, “AC Electrical Characteristics,” on page 61 • Added Table 36, “NTSC Signal Parameters,” on page 62 • Updated Table 37, “Video Timing: Specification from Rec. ITU-R BT.470,” on page 63 • Updated Table 38, “Equalizing Pulse: Specification from Rec. ITU-R BT.470,” on page 64 • Updated Table 39, “V Pulse: Specification from Rec. ITU-R BT.470,” on page 65 • Added Table 41, “Operating Current Consumption,” on page 66 • Updated Table 42, “Slave Two-Wire Serial Bus Characteristics (CCIS),” on page 68 • Updated Table 43, “Master Two-Wire Serial Bus Characteristics (CCIM),” on page 69 | |
| Rev. A, Advance | 3/29/12 |
| <ul style="list-style-type: none"> • Initial release | |

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmktg@aptina.com www.apptina.com
Aptina, Aptina Imaging, and the Aptina logo are the property of Aptina Imaging Corporation
All other trademarks are the property of their respective owners.

Preliminary: This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.