

AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Features

# 1/3-Inch 1.2Mp CMOS Digital Image Sensor with Global Shutter

AR0134 Data Sheet, Rev. D

For the latest data sheet revision, refer to Aptina's Web site:www.aptina.com

#### **Features**

- Aptina's 3rd Generation Global Shutter Technology
- Superior low-light performance
- HD video (720p60)
- Video/Single Frame mode
- Flexible row-skip modes
- On-chip AE and statistics engine
- Parallel and serial output
- Support for external LED or flash
- · Auto black level calibration
- · Context switching

## **Applications**

- Scene processing
- · Scanning and machine vision
- 720p60 video applications

## **General Description**

Aptina's AR0134 is a 1/3-inch 1.2Mp CMOS digital image sensor with an active-pixel array of 1280H x 960V. It is designed for low light performance and features a global shutter for accurate capture of moving scenes. It includes sophisticated camera functions such as auto exposure control, windowing, scaling, row skip mode, and both video and single frame modes. It is programmable through a simple two-wire serial interface. The AR0134 produces extraordinarily clear, sharp digital pictures, and its ability to capture both continuous video and single frames makes it the perfect choice for a wide range of applications, including scanning and industrial inspection.

Table 1: Key Parameters

Parameter		Typical Value				
Optical format		1/3-inch (6 mm)				
Active pixels		1280H x 960V = 1.2 Mp				
Pixel size		3.75μm				
Color filter array		RGB Bayer or Monochrome				
Shutter type		Global shutter				
Input clock range		6 – 50 MHz				
Output pixel cloc	k (maximum)	74.25 MHz				
Output	Serial	HiSPi				
	Parallel	12-bit				

Table 1: Key Parameters (continued)

Parameter		Typical Value			
Frame rate	Full resolution	54 fps			
	720p	60 fps			
Responsivity	Monochrome	6.1 V/lux-sec			
	Color	5.3 V/lux-sec			
SNR <sub>MAX</sub>		38.6 dB			
Dynamic range		64 dB			
Supply	1/0	1.8 or 2.8 V			
voltage	Digital	1.8 V			
	Analog	2.8 V			
	HiSPi	0.4 V			
Power consumpt	ion	<400 mW			
Operating tempe	erature	–30°C to +70°C (ambient)			
		–30°C to +80°C (junction)			
Package options		9 x 9 mm 64-pin iBGA			
		10x10 mm 48-pin iLCC			
		Bare die			

## **Ordering Information**

Table 2: Available Part Numbers

Part Number	Description
AR0134CSSM25SUEA0	Mono, iBGA, 25deg shift
AR0134CSSM00SUEA0	Mono, iBGA
AR0134CSSM00SUEAH	Mono, iBGA, Head Board
AR0134CSSM00SUEAD	Mono, iBGA, Demo Kit
AR0134CSSC00SUEA0	Color, iBGA
AR0134CSSC00SUEAH	Color, iBGA, Head Board
AR0134CSSC00SUEAD	Color, iBGA, Demo Kit
AR0134CSSM00SPCA0	Mono, iLCC (Parallel)
AR0134CSSM25SPCA0	Mono, iLCC (Parallel), 25deg shift
AR0134CSSC00SPCA0	Color, iLCC (Parallel)
AR0134CSSC00SPD20	Color, Bare die
AR0134CSSM00SPD20	Mono, Bare die
AR0134CSSM25SPD20	Mono, Bare die, 25deg shift



## AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Table of Contents

## **Table of Contents**

Features	
Applications	1
General Description	1
Ordering InformationOrdering Information	1
General Description	5
Functional Overview	5
Features Overview	6
Pixel Data Format	7
Pixel Array Structure	7
Default Readout Order	8
Configuration and Pinout	
Two-Wire Serial Register Interface	16
Protocol	16
Start Condition	16
Stop Condition	16
Data Transfer	
Slave Address/Data Direction Byte	16
Message Byte	
Acknowledge Bit	17
No-Acknowledge Bit	17
Typical Sequence	17
Single READ from Random Location	18
Single READ from Current Location	
Sequential READ, Start from Random Location	19
Sequential READ, Start from Current Location	19
Single WRITE to Random Location	
Sequential WRITE, Start at Random Location	20
Electrical Specifications	
Two-Wire Serial Register Interface	21
I/O Timing	
DC Electrical Characteristics	27
HiSPi Electrical Specifications	
Power-On Reset and Standby Timing	
Power-Up Sequence	
Power-Down Sequence	
Standby Sequence	
Package Dimensions	
Revision History	



## AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor List of Figures

## **List of Figures**

Figure I:	Block Diagram	5
Figure 2:	Pixel Array Description	7
Figure 3:	Pixel Color Pattern Detail (Top Right Corner)	8
Figure 4:	Typical Configuration: Serial Four-Lane HiSPi Interface	9
Figure 5:	Typical Configuration: Parallel Pixel Data Interface	
Figure 6:	9x9mm 63-Ball iBGA Package	.11
Figure 7:	48 iLCC Package, Parallel Output	.13
Figure 8:	Single READ from Random Location	
Figure 9:	Single READ from Current Location	.18
Figure 10:	Sequential READ, Start from Random Location	.19
Figure 11:	Sequential READ, Start from Current Location	.19
Figure 12:	Single WRITE to Random Location	.19
Figure 13:	Sequential WRITE, Start at Random Location	.20
Figure 14:	Two-Wire Serial Bus Timing Parameters	.21
Figure 15:	I/O Timing Diagram	
Figure 16:	Differential Output Voltage for Clock or Data Pairs	
Figure 17:	Eye Diagram for Clock and Data Signals	.30
Figure 18:	Skew Within the PHY and Output Channels	.30
Figure 19:	Power Up	.31
Figure 20:	Power Down	
Figure 21:	Enter Standby Timing	.33
Figure 22:	Exit Standby Timing	
Figure 23:	Quantum Efficiency – Monochrome Sensor (Typical)	
Figure 24:	Quantum Efficiency – Color Sensor (Typical)	.35
Figure 25:	63-Ball iBGA Package Outline Drawing	
Figure 26:	48-pin iLCC Package Drawing	.38



## AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor List of Tables

## **List of Tables**

Table 1:	Key Parameters	1
Table 2:	Available Part Numbers	1
Table 3:	Pin Descriptions - 63-Ball iBGA Package	12
Table 4:	Pin Descriptions - 48 iLCC Package, Parallel	14
Table 5:	Two-Wire Serial Bus Characteristics	21
Table 6:	I/O Timing Characteristics, Parallel Output (1.8V Vdd_IO)1	23
Table 7:	I/O Timing Characteristics, Parallel Output (2.8V Vdd_IO)1	
Table 8:	I/O Rise Slew Rate (2.8V Vdd_IO)1	
Table 9:	I/O Fall Slew Rate (2.8V Vdd_IO)1	25
Table 10:	I/O Rise Slew Rate (1.8V Vdd_IO)1	26
Table 11:	I/O Fall Slew Rate (1.8V Vdd_IO)1	26
Table 12:	DC Electrical Characteristics	27
Table 13:	Absolute Maximum Ratings	27
Table 14:	Operating Current Consumption for Parallel Output	27
Table 15:	Standby Current Consumption	28
Table 16:	Input Voltage and Current (HiSPi Power Supply 0.4 V)	28
Table 17:	Rise and Fall Times	
Table 18:	Power-Up Sequence	31
Table 19:	Power-Down Sequence	
Table 20:	Chief Ray Angle - 25deg Mono	36



AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor General Description

## **General Description**

The Aptina™ AR0134 can be operated in its default mode or programmed for frame size, exposure, gain, and other parameters. The default mode output is a full-resolution image at 54 frames per second (fps). It outputs 12-bit raw data, using either the parallel or serial (HiSPi) output ports. The device may be operated in video (master) mode or in frame trigger mode.

FRAME\_VALID and LINE\_VALID signals are output on dedicated pins, along with a synchronized pixel clock. A dedicated FLASH pin can be programmed to control external LED or flash exposure illumination.


The AR0134 includes additional features to allow application-specific tuning: windowing, adjustable auto-exposure control, auto black level correction, on-board temperature sensor, and row skip and digital binning modes.

The sensor is designed to operate in a wide temperature range (-30°C to +70°C).

#### **Functional Overview**

The AR0134 is a progressive-scan sensor that generates a stream of pixel data at a constant frame rate. It uses an on-chip, phase-locked loop (PLL) that can be optionally enabled to generate all internal clocks from a single master input clock running between 6 and 50 MHz. The maximum output pixel rate is 74.25 Mp/s, corresponding to a clock rate of 74.25 MHz. Figure 1 shows a block diagram of the sensor.

Figure 1: Block Diagram



User interaction with the sensor is through the two-wire serial bus, which communicates with the array control, analog signal chain, and digital signal chain. The core of the sensor is a 1.2 Mp Active- Pixel Sensor array. The AR0134 features global shutter technology for accurate capture of moving images. The exposure of the entire array is controlled by programming the integration time by register setting. All rows simultaneously integrate light prior to readout. Once a row has been read, the data from the columns is sequenced through an analog signal chain (providing offset correction and gain), and then through an analog-to- digital converter (ADC). The output from the ADC is a 12-bit value for each pixel in the array. The ADC output passes through a digital



## AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Features Overview

processing signal chain (which provides further data path corrections and applies digital gain). The pixel data are output at a rate of up to  $74.25~\mathrm{Mp/s}$ , in parallel to frame and line synchronization signals.

#### **Features Overview**

The AR0134 Global Sensor shutter has a wide array of features to enhance functionality and to increase versatility. A summary of features follows. Please refer to the AR0134 Developer Guide for detailed feature descriptions, register settings, and tuning guidelines and recommendations.

#### · Operating Modes

The AR0134 works in master (video), trigger (single frame), or Auto Trigger modes. In master mode, the sensor generates the integration and readout timing. In trigger mode, it accepts an external trigger to start exposure, then generates the exposure and readout timing. The exposure time is programmed through the two-wire serial interface for both modes. Trigger mode is not compatible with the HiSPi interface.

#### Window Control

Configurable window size and blanking times allow a wide range of resolutions and frame rates. Digital binning and skipping modes are supported, as are vertical and horizontal mirror operations.

#### Context Switching

Context switching may be used to rapidly switch between two sets of register values. Refer to the AR0134 Developer Guide for a complete set of context switchable registers.

#### Gain

The AR0134 Global Shutter sensor can be configured for analog gain of up to 8x, and digital gain of up to 8x.

#### • Automatic Exposure Control

The integrated automatic exposure control may be used to ensure optimal settings of exposure and gain are computed and updated every other frame. Refer to the AR0134 Developer Guide for more details.

#### HiSPi

The AR0134 Global Shutter image sensor supports two or three lanes of Streaming-SP or Packetized-SP protocols of Aptina's High-Speed Serial Pixel Interface.

#### PLI.

An on chip PLL provides reference clock flexibility and supports spread spectrum sources for improved EMI performance.

#### Reset

The AR0134 may be reset by a register write, or by a dedicated input pin.

#### • Output Enable

The AR0134 output pins may be tri-stated using a dedicated output enable pin.

#### • Temperature Sensor

The temperature sensor is only guaranteed to be functional when the AR0134 is initially powered-up or is reset at temperatures at or above 0°C.

- Black Level Correction
- Row Noise Correction
- Column Correction

#### Test Patterns

Several test patterns may be enabled for debug purposes. These include a solid color, color bar, fade to grey, and a walking 1s test pattern.




AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Pixel Data Format

#### **Pixel Data Format**

## **Pixel Array Structure**

The AR0134 pixel array is configured as 1412 columns by 1028 rows, (see Figure 2). The dark pixels are optically black and are used internally to monitor black level. Of the right 108 columns, 64 are dark pixels used for row noise correction. Of the top 24 rows of pixels, 12 of the dark rows are used for black level correction. There are 1296 columns by 976 rows of optically active pixels. While the sensor's format is 1280 x 960, the additional active columns and active rows are included for use when horizontal or vertical mirrored readout is enabled, to allow readout to start on the same pixel. The pixel adjustment is always performed for monochrome or color versions. The active area is surrounded with optically transparent dummy pixels to improve image uniformity within the active area. Not all dummy pixels or barrier pixels can be read out.


Figure 2: Pixel Array Description





AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Pixel Data Format

Figure 3: Pixel Color Pattern Detail (Top Right Corner)



#### **Default Readout Order**


By convention, the sensor core pixel array is shown with the first addressable (logical) pixel (0,0) in the top right corner (see Figure 3). This reflects the actual layout of the array on the die. Also, the physical location of the first pixel data read out of the sensor in default condition is that of pixel (112, 44).



## **Configuration and Pinout**

The figures and tables below show a typical configuration for the AR0134 image sensor and show the package pinouts.

Figure 4: Typical Configuration: Serial Four-Lane HiSPi Interface




Notes:

- 1. All power supplies must be adequately decoupled.
- 2. Aptina recommends a resistor value of 1.5k $\Omega$ , but it may be greater for slower two-wire speed.
- 3. This pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
- 4. The parallel interface output pads can be left unconnected if the serial output interface is used.
- Aptina recommends that 0.1μF and 10μF decoupling capacitors for each power supply are
  mounted as close as possible to the pad. Actual values and results may vary depending on layout
  and design considerations. Refer to the AR0134 demo headboard schematics for circuit recommendations.
- 6. Aptina recommends that analog power planes be placed in a manner such that coupling with the digital power planes is minimized.
- 7. Although 4 serial lanes are shown, the AR0134 supports only 2 or 3 lane HiSPi.



Figure 5: Typical Configuration: Parallel Pixel Data Interface




Notes: 1. Al

- 1. All power supplies must be adequately decoupled.
- 2. Aptina recommends a resistor value of  $1.5k\Omega$ , but it may be greater for slower two-wire speed.
- 3. This pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
- 4. The serial interface output pads can be left unconnected if the parallel output interface is used.
- 5. Aptina recommends that  $0.1\mu F$  and  $10\mu F$  decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on layout and design considerations. Refer to the AR0134 demo headboard schematics for circuit recommendations.
- 6. Aptina recommends that analog power planes be placed in a manner such that coupling with the digital power planes is minimized.



Figure 6: 9x9mm 63-Ball iBGA Package



Top View (Ball Down)



Table 3: Pin Descriptions - 63-Ball iBGA Package

Name	iBGA Pin	Туре	Description
SLVS0_N	A2	Output	HiSPi serial data, lane 0, differential N.
SLVS0_P	A3	Output	HiSPi serial data, lane 0, differential P.
SLVS1_N	A4	Output	HiSPi serial data, lane 1, differential N.
SLVS1_P	A5	Output	HiSPi serial data, lane 1, differential P.
STANDBY	A8	Input	Standby-mode enable pin (active HIGH).
VDD_PLL	B1	Power	PLL power.
SLVSC_N	B2	Output	HiSPi serial DDR clock differential N.
SLVSC_P	B3	Output	HiSPi serial DDR clock differential P.
SLVS2_N	B4	Output	HiSPi serial data, lane 2, differential N.
SLVS2_P	B5	Output	HiSPi serial data, lane 2, differential P.
VAA	B7, B8	Power	Analog power.
EXTCLK	C1	Input	External input clock.
VDD_SLVS	C2	Power	HiSPi power. (May leave unconnected if parallel interface is used)
SLVS3_N	C3	Output	(Unsupported) HiSPi serial data, lane 3, differential N.
SLVS3_P	C4	Output	(Unsupported) HiSPi serial data, lane 3, differential P.
DGND	C5, D4, D5, E5, F5, G5, H5	Power	Digital GND.
VDD	A6, A7, B6, C6, D6	Power	Digital power.
AGND	C7, C8	Power	Analog GND.
SADDR	D1	Input	Two-Wire Serial address select.
Sclk	D2	Input	Two-Wire Serial clock input.
Sdata	D3	I/O	Two-Wire Serial data I/O.
VAA_PIX	D7, D8	Power	Pixel power.
LINE VALID	E1	Output	Asserted when Dout line data is valid.
FRAME_VALID	E2	Output	Asserted when Dou⊺ frame data is valid.
PIXCLK	E3	Output	Pixel clock out. Do∪T is valid on rising edge of this clock.
FLASH	E4	Output	Control signal to drive external light sources.
VDD_IO	E6, F6, G6, H6, H7	Power	I/O supply power.
<b>D</b> оит8	F1	Output	Parallel pixel data output.
<b>Д</b> оит9	F2	Output	Parallel pixel data output.
Dout10	F3	Output	Parallel pixel data output.
Dout11	F4	Output	Parallel pixel data output (MSB)
TEST	F7	Input	Manufacturing test enable pin (connect to DGND).
Dout4	G1	Output	Parallel pixel data output.
<b>D</b> оит5	G2	Output	Parallel pixel data output.
<b>D</b> оυт6	G3	Output	Parallel pixel data output.
Dоит <b>7</b>	G4	Output	Parallel pixel data output.
TRIGGER	G7	Input	Exposure synchronization input. (Connect to DGND if HiSPi interface is used)
OE_BAR	G8	Input	Output enable (active LOW).
Dout0	H1	Output	Parallel pixel data output (LSB)
Dout1	H2	Output	Parallel pixel data output.
Dоит2	H3	Output	Parallel pixel data output.
<b>Д</b> оит3	H4	Output	Parallel pixel data output.
RESET_BAR	H8	Input	Asynchronous reset (active LOW). All settings are restored to factory default.
Reserved	E7, E8, F8	n/a	Reserved (do not connect).
		, -	



Figure 7: 48 iLCC Package, Parallel Output

		6	5	4	3	2	1	48	47	46	45	44	43	•	
		DGND	EXTCLK	V <sub>DD_</sub> PLL	<b>Д</b> оит <b>6</b>	Dout5	<b>В</b> оит <b>4</b>	<b>Б</b> оит <b>3</b>	Douт2	Douт1	Douт0	DGND	NC		
7	<b>D</b> оит <b>7</b>													NC	42
8	<b>D</b> оит <b>8</b>													NC	41
9	<b>D</b> оит <b>9</b>													Vaa	40
10	<b>D</b> оυт <b>10</b>													Agnd	39
11	<b>D</b> оυт <b>11</b>													VAA_PIX	38
12	V <sub>DD</sub> _IO													VAA_PIX	37
13	PIXCLK													Vaa	36
14	<b>V</b> dd													Agnd	35
15	<b>S</b> CLK													Vaa	34
16	<b>S</b> data													Reserved	33
17	RESET_BAR													Reserved	32
18	V DD_IO													Reserved	31
		19	20	)N 21	STANDBY	OE_BAR	SADDR	TEST 25	FLASH	TRIGGER	8 FRAME_VALID	6 LINE_VALID	D GND		



Table 4: Pin Descriptions - 48 iLCC Package, Parallel

Pin Number	Name	Туре	Description
1	Dout4	Output	Parallel pixel data output.
2	Douт5	Output	Parallel pixel data output.
3	<b>D</b> оит6	Output	Parallel pixel data output.
4	VDD_PLL	Power	PLL power.
5	EXTCLK	Input	External input clock.
6	DGND	Power	Digital ground.
7	Dout <b>7</b>	Output	Parallel pixel data output.
8	<b>D</b> ouт8	Output	Parallel pixel data output.
9	Dоит9	Output	Parallel pixel data output.
10	Dout10	Output	Parallel pixel data output.
11	Dout11	Output	Parallel pixel data output (MSB).
12	VDD_IO	Power	I/O supply power.
13	PIXCLK	Output	Pixel clock out. Dou⊤ is valid on rising edge of this clock.
14	VDD	Power	Digital power.
15	Sclk	Input	Two-Wire Serial clock input.
16	Sdata	1/0	Two-Wire Serial data I/O.
17	RESET_BAR	Input	Asynchronous reset (active LOW). All settings are restored to factory default.
18	VDD_IO	Power	I/O supply power.
19	Vdd	Power	Digital power.
20	NC		No connection.
21	NC		No connection.
22	STANDBY	Input	Standby-mode enable pin (active HIGH).
23	OE_BAR	Input	Output enable (active LOW).
24	Saddr	Input	Two-Wire Serial address select.
25	TEST	Input	Manufacturing test enable pin (connect to DGND).
26	FLASH	Output	Flash output control.
27	TRIGGER	Input	Exposure synchronization input.
28	FRAME_VALID	Output	Asserted when Dout frame data is valid.
29	LINE_VALID	Output	Asserted when Dout line data is valid.
30	DGND	Power	Digital ground
31	Reserved	n/a	Reserved (do not connect).
32	Reserved	n/a	Reserved (do not connect).
33	Reserved	n/a	Reserved (do not connect).
34	VAA	Power	Analog power.
35	Agnd	Power	Analog ground.
36	VAA	Power	Analog power.
37	VAA_PIX	Power	Pixel power.
38	VAA_PIX	Power	Pixel power.
39	AGND	Power	Analog ground.
40	VAA	Power	Analog power.
41	NC		No connection.
42	NC		No connection.
43	NC		No connection.
44	DGND	Power	Digital ground.
45	Dout0	Output	Parallel pixel data output (LSB)
46	Dout1	Output	Parallel pixel data output.



## Table 4: Pin Descriptions (continued)- 48 iLCC Package, Parallel

Pin Number	Name	Туре	Description
47	<b>D</b> оит2	Output	Parallel pixel data output.
48	<b>D</b> оит3	Output	Parallel pixel data output.



## **Two-Wire Serial Register Interface**

The two-wire serial interface bus enables read/write access to control and status registers within the AR0134. The interface protocol uses a master/slave model in which a master controls one or more slave devices. The sensor acts as a slave device. The master generates a clock (SCLK) that is an input to the sensor and is used to synchronize transfers. Data is transferred between the master and the slave on a bidirectional signal (SDATA). SDATA is pulled up to VDD\_IO off-chip by a  $1.5 \mathrm{k}\Omega$  resistor. Either the slave or master device can drive SDATA LOW—the interface protocol determines which device is allowed to drive SDATA at any given time.

The protocols described in the two-wire serial interface specification allow the slave device to drive SCLK LOW; the AR0134 uses SCLK as an input only and therefore never drives it LOW.

#### **Protocol**

Data transfers on the two-wire serial interface bus are performed by a sequence of low-level protocol elements:

- 1. a (repeated) start condition
- 2. a slave address/data direction byte
- 3. an (a no) acknowledge bit
- 4. a message byte
- 5. a stop condition

The bus is idle when both SCLK and SDATA are HIGH. Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can generate the start and stop conditions.

#### **Start Condition**

A start condition is defined as a HIGH-to-LOW transition on SDATA while Sclk is HIGH. At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a "repeated start" or "restart" condition.

#### **Stop Condition**

A stop condition is defined as a LOW-to-HIGH transition on SDATA while Sclk is HIGH.

#### **Data Transfer**

Data is transferred serially, 8 bits at a time, with the MSB transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for the slave address/data direction byte and for message bytes.

One data bit is transferred during each SCLK clock period. SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.

## **Slave Address/Data Direction Byte**

Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. A "0" in bit [0] indicates a WRITE, and a "1" indicates a READ. The default slave addresses used by the AR0134 are 0x20 (write address) and 0x21 (read address) in accordance with the specification. Alternate slave addresses of 0x30 (write address) and 0x31 (read address) can be selected by enabling and asserting the SADDR input.



AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Two-Wire Serial Register Interface

An alternate slave address can also be programmed through R0x31FC.

#### **Message Byte**

Message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data.

#### **Acknowledge Bit**

Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the Sclk clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases SDATA. The receiver indicates an acknowledge bit by driving SDATA LOW. As for data transfers, SDATA can change when Sclk is LOW and must be stable while Sclk is HIGH.

#### No-Acknowledge Bit

The no-acknowledge bit is generated when the receiver does not drive SDATA LOW during the Sclk clock period following a data transfer. A no-acknowledge bit is used to terminate a read sequence.

## **Typical Sequence**

A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a read or a write, where a "0" indicates a write and a "1" indicates a read. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.

If the request was a WRITE, the master then transfers the 16-bit register address to which the WRITE should take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master then transfers the data as an 8-bit sequence; the slave sends an acknowledge bit at the end of the sequence. The master stops writing by generating a (re)start or stop condition.


If the request was a READ, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, the same way as with a WRITE request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, eight bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The slave's internal register address is automatically incremented after every 8 bits are transferred. The data transfer is stopped when the master sends a no-acknowledge bit.



### **Single READ from Random Location**

This sequence (Figure 8 on page 18) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8-bit read slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. Figure 8 shows how the internal register address maintained by the AR0134 is loaded and incremented as the sequence proceeds.


Figure 8: Single READ from Random Location



#### **Single READ from Current Location**

This sequence (Figure 9) performs a read using the current value of the AR0134 internal register address. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences.

Figure 9: Single READ from Current Location




18



#### **Sequential READ, Start from Random Location**

This sequence (Figure 10) starts in the same way as the single READ from random location (Figure 8). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.


Figure 10: Sequential READ, Start from Random Location



### **Sequential READ, Start from Current Location**

This sequence (Figure 11) starts in the same way as the single READ from current location (Figure 9 on page 18). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.


Figure 11: Sequential READ, Start from Current Location



#### **Single WRITE to Random Location**

This sequence (Figure 12) begins with the master generating a start condition. The slave address/data direction byte signals a WRITE and is followed by the HIGH then LOW bytes of the register address that is to be written. The master follows this with the byte of write data. The WRITE is terminated by the master generating a stop condition.

Figure 12: Single WRITE to Random Location






## **Sequential WRITE, Start at Random Location**

This sequence (Figure 13) starts in the same way as the single WRITE to random location (Figure 12). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte WRITEs until "L" bytes have been written. The WRITE is terminated by the master generating a stop condition.

Figure 13: Sequential WRITE, Start at Random Location





## **Electrical Specifications**


Unless otherwise stated, the following specifications apply to the following conditions:

 $\label{eq:VDD} VDD=1.8V-0.10/+0.15; VDD\_IO=VDD\_PLL=VAA=VAA\_PIX=2.8V\pm0.3V; VDD\_SLVS=0.4V-0.1/+0.2; T_A=-30^{\circ}C \ to \ +70^{\circ}C; \ output \ load=10pF; PIXCLK frequency=74.25 \ MHz; HiSPi \ off.$ 

#### **Two-Wire Serial Register Interface**

The electrical characteristics of the two-wire serial register interface (SCLK, SDATA) are shown in Figure 14 and Table 5.

Figure 14: Two-Wire Serial Bus Timing Parameters



Note: Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register address are issued.

Table 5: Two-Wire Serial Bus Characteristics

<sup>f</sup>EXTCLK = 27 MHz; Vdd = 1.8V; Vdd\_IO = 2.8V; VAA = 2.8V; VAA\_PIX = 2.8V; Vdd\_PLL = 2.8V; Vdd\_DAC = 2.8V; T<sub>A</sub> = 25°C

		Standa	Standard-Mode		Fast-Mode		
Parameter	Symbol	Min	Max	Min	Max	Unit	
SCLK Clock Frequency	<sup>f</sup> SCL	0	100	0	400	KHz	
Hold time (repeated) START condition.							
After this period, the first clock pulse is generated	<sup>t</sup> HD;STA	4.0	-	0.6	-	μS	
LOW period of the SCLK clock	<sup>t</sup> LOW	4.7	-	1.3	=	μS	
HIGH period of the SCLK clock	<sup>t</sup> HIGH	4.0	-	0.6	-	μS	
Set-up time for a repeated START condition	<sup>t</sup> SU;STA	4.7	-	0.6	-	μS	
Data hold time:	<sup>t</sup> HD;DAT	04	3.45 <sup>5</sup>	0 <sup>6</sup>	0.9 <sup>5</sup>	μS	
Data set-up time	<sup>t</sup> SU;DAT	250	-	100 <sup>6</sup>	-	nS	
Rise time of both SDATA and SCLK signals	<sup>t</sup> r	-	1000	20 + 0.1Cb <sup>7</sup>	300	nS	
Fall time of both SDATA and SCLK signals	<sup>t</sup> f	-	300	20 + 0.1Cb <sup>7</sup>	300	nS	
Set-up time for STOP condition	<sup>t</sup> SU;STO	4.0	-	0.6	-	μS	



#### Table 5: **Two-Wire Serial Bus Characteristics**

<sup>f</sup>EXTCLK = 27 MHz; VDD = 1.8V; VDD IO = 2.8V; VAA = 2.8V; VAA PIX = 2.8V;  $VDD_PLL = 2.8V$ ;  $VDD_DAC = 2.8V$ ;  $T_A = 25$ °C

		Standa	rd-Mode	Fast-		
Parameter	Symbol	Min	Max	Min	Max	Unit
Bus free time between a STOP and START condition	<sup>t</sup> BUF	4.7	-	1.3	-	μS
Capacitive load for each bus line	Cb	-	400	-	400	pF
Serial interface input pin capacitance	CIN_SI	-	3.3	-	3.3	pF
SDATA max load capacitance	CLOAD_SD	-	30	-	30	pF
SDATA pull-up resistor	RSD	1.5	4.7	1.5	4.7	ΚΩ

- Notes: 1. This table is based on I<sup>2</sup>C standard (v2.1 January 2000). Philips Semiconductor.
  - 2. Two-wire control is I<sup>2</sup>C-compatible.
  - 3. All values referred to  $V_{IHmin}$  = 0.9 VDD and  $V_{ILmax}$  = 0.1 VDD levels. Sensor EXCLK = 27 MHz.
  - 4. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the undefined region of the falling edge of SCLK.
  - 5. The maximum <sup>t</sup>HD;DAT has only to be met if the device does not stretch the LOW period (<sup>t</sup>LOW) of the SCLK signal.
  - 6. A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $^{
    m t}$ SU;DAT $^{
    m t}$ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLK signal. If such a device does stretch the LOW period of the SCLK signal, it must output the next data bit to the SDATA line  $^{t}$ r max +  $^{t}$ SU;DAT = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCLK line is released.
  - 7. Cb = total capacitance of one bus line in pF.



## I/O Timing

By default, the AR0134 launches pixel data, FV and LV with the falling edge of PIXCLK. The expectation is that the user captures DOUT[11:0], FV and LV using the rising edge of PIXCLK. The launch edge of PIXCLK can be configured in register R0x3028. See Figure 15 and Table 6 for I/O timing (AC) characteristics.

Figure 15: I/O Timing Diagram




Table 6: I/O Timing Characteristics, Parallel Output (1.8V VDD\_IO)<sup>1</sup>

Symbol	Definition	Condition	Min	Тур	Max	Unit
f <sub>EXTCLK</sub>	Input clock frequency		6		50	MHz
t <sub>EXTCLK</sub>	Input clock period		20		166	ns
t <sub>R</sub>	Input clock rise time	PLL enabled		3		ns
t <sub>F</sub>	Input clock fall time	PLL enabled		3		ns
t <sub>jJITTER</sub>	Input clock jitter				600	ns
t <sub>cp</sub>	EXTCLK to PIXCLK propagation delay	Nominal voltages, PLL disabled, PIXCLK slew rate = 4	5.7		14.3	ns
t <sub>RP</sub>	PIXCLK rise time	PCLK slew rate = 6	1.3		4.0	ns
t <sub>FP</sub>	PIXCLK fall time	PCLK slew rate = 6	1.3		3.9	ns
	PIXCLK duty cycle		40	50	60	%
f <sub>PIXCLK</sub>	PIXCLK frequency	PIXCLK slew rate = 6, Data slew rate = 7	6		74.25	MHz
t <sub>PD</sub>	PIXCLK to data valid	PIXCLK slew rate = 6, Data slew rate = 7	-2.5		2	ns
t <sub>PFH</sub>	PIXCLK to FV HIGH	PIXCLK slew rate = 6, Data slew rate = 7	-2.5		2	ns
t <sub>PLH</sub>	PIXCLK to LV HIGH	PIXCLK slew rate = 6, Data slew rate = 7	-3		1.5	ns
t <sub>PFL</sub>	PIXCLK to FV LOW	PIXCLK slew rate = 6, Data slew rate = 7	-2.5		2	ns
t <sub>PLL</sub>	PIXCLK to LV LOW	PIXCLK slew rate = 6, Data slew rate = 7	-3		1.5	ns
CIN	Input pin capacitance			2.5		pf



Notes:

- 1. Minimum and maximum values are taken at 70°C, 1.7V and -30°C, 1.95V. All values are taken at the 50% transition point. The loading used is 10 pF.
- 2. Jitter from PIXCLK is already taken into account in the data for all of the output parameters.

Table 7: I/O Timing Characteristics, Parallel Output (2.8V VDD\_IO)<sup>1</sup>

Symbol	Definition	Condition	Min	Тур	Max	Unit
f <sub>EXTCLK</sub>	Input clock frequency		6		50	MHz
t <sub>EXTCLK</sub>	Input clock period		20		166	ns
t <sub>R</sub>	Input clock rise time	PLL enabled		3		ns
t <sub>F</sub>	Input clock fall time	PLL enabled		3		ns
t <sub>jJITTER</sub>	Input clock jitter				600	ns
t <sub>cp</sub>	EXTCLK to PIXCLK propagation delay	Nominal voltages, PLL disabled, PIXCLK slew rate = 4	5.3		13.4	ns
t <sub>RP</sub>	PIXCLK rise time	PCLK slew rate = 6	1.3		4.0	ns
t <sub>FP</sub>	PIXCLK fall time	PCLK slew rate = 6	1.3		3.9	ns
	PIXCLK duty cycle		40	50	60	%
f <sub>PIXCLK</sub>	PIXCLK frequency	PIXCLK slew rate = 6, Data slew rate = 7	6		74.25	MHz
t <sub>PD</sub>	PIXCLK to data valid	PIXCLK slew rate = 6, Data slew rate = 7	-2.5		2	ns
t <sub>PFH</sub>	PIXCLK to FV HIGH	PIXCLK slew rate = 6, Data slew rate = 7	-2.5		2	ns
t <sub>PLH</sub>	PIXCLK to LV HIGH	PIXCLK slew rate = 6, Data slew rate = 7	-2.5		2	ns
t <sub>PFL</sub>	PIXCLK to FV LOW	PIXCLK slew rate = 6, Data slew rate = 7	-2.5		2	ns
t <sub>PLL</sub>	PIXCLK to LV LOW	PIXCLK slew rate = 6, Data slew rate = 7	-2.5		2	ns
CIN	Input pin capacitance			2.5		pf

Notes:

- 1. Minimum and maximum values are taken at 70°C, 1.7V and -30°C, 1.95V. All values are taken at the 50% transition point. The loading used is 10 pF.
- 2. Jitter from PIXCLK is already taken into account in the data for all of the output parameters.



Table 8: I/O Rise Slew Rate (2.8V VDD\_IO)<sup>1</sup>

Parallel Slew Rate (R0x306E[15:13])	Conditions	Min	Тур	Max	Units
7	Default	1.50	2.50	3.90	V/ns
6	Default	0.98	1.62	2.52	V/ns
5	Default	0.71	1.12	1.79	V/ns
4	Default	0.52	0.82	1.26	V/ns
3	Default	0.37	0.58	0.88	V/ns
2	Default	0.26	0.40	0.61	V/ns
1	Default	0.17	0.27	0.40	V/ns
0	Default	0.10	0.16	0.23	V/ns

Note: 1. Minimum and maximum values are taken at 70°C, 2.5V and -30°C, 3.1V. The loading used is 10 pF.

Table 9: I/O Fall Slew Rate (2.8V VDD\_IO)<sup>1</sup>

Parallel Slew Rate (R0x306E[15:13])	Conditions	Min	Тур	Max	Units
7	Default	1.40	2.30	3.50	V/ns
6	Default	0.97	1.61	2.48	V/ns
5	Default	0.73	1.21	1.86	V/ns
4	Default	0.54	0.88	1.36	V/ns
3	Default	0.39	0.63	0.88	V/ns
2	Default	0.27	0.43	0.66	V/ns
1	Default	0.18	0.29	0.44	V/ns
0	Default	0.11	0.17	0.25	V/ns

Note: 1. Minimum and maximum values are taken at  $70^{\circ}$ C, 2.5V and - $30^{\circ}$ C, 3.1V. The loading used is 10 pF.



Table 10: I/O Rise Slew Rate (1.8V VDD\_IO)<sup>1</sup>

Parallel Slew Rate (R0x306E[15:13])	Conditions	Min	Тур	Max	Units
7	Default	0.57	0.91	1.55	V/ns
6	Default	0.39	0.61	1.02	V/ns
5	Default	0.29	0.46	0.75	V/ns
4	Default	0.22	0.34	0.54	V/ns
3	Default	0.16	0.24	0.39	V/ns
2	Default	0.12	0.17	0.27	V/ns
1	Default	0.08	0.11	0.18	V/ns
0	Default	0.05	0.07	0.10	V/ns

Note: 1. Minimum and maximum values are taken at 70°C, 1,7V and -30°C, 1.95V. The loading used is 10 pF.

Table 11: I/O Fall Slew Rate (1.8V VDD\_IO)<sup>1</sup>

Parallel Slew Rate (R0x306E[15:13])	Conditions	Min	Тур	Max	Units
7	Default	0.57	0.92	1.55	V/ns
6	Default	0.40	0.64	1.08	V/ns
5	Default	0.31	0.50	0.82	V/ns
4	Default	0.24	0.38	0.61	V/ns
3	Default	0.18	0.27	0.44	V/ns
2	Default	0.13	0.19	0.31	V/ns
1	Default	0.09	0.13	0.20	V/ns
0	Default	0.05	0.08	0.12	V/ns

Notes: 1. Minimum and maximum values are taken at 70°C, 1.7V and -30°C, 1.95V. The loading used is 10 pF.



#### **DC Electrical Characteristics**

The DC electrical characteristics are shown in Table 12, Table 13, Table 14, and Table 15.

**Table 12:** DC Electrical Characteristics

Symbol	Definition	Condition	Min	Тур	Max	Unit
VDD	Core digital voltage		1.7	1.8	1.95	V
VDD_IO	I/O digital voltage		1.7/2.5	1.8/2.8	1.9/3.1	V
VAA	Analog voltage		2.5	2.8	3.1	V
VAA_PIX	Pixel supply voltage		2.5	2.8	3.1	V
VDD_PLL	PLL supply voltage		2.5	2.8	3.1	V
VDD_SLVS	HiSPi supply voltage		0.3	0.4	0.6	V
ViH	Input HIGH voltage		VDD_IO * 0.7	_	_	V
VIL	Input LOW voltage		_	_	VDD_IO * 0.3	V
lin	Input leakage current	No pull-up resistor; VIN = VDD_IO or DGND	20	_	_	μА
Vон	Output HIGH voltage		VDD_IO - 0.3	_	-	V
Vol	Output LOW voltage	VDD_IO = 2.8V	_	_	0.4	V
Іон	Output HIGH current	At specified Voн	-22	_	_	mA
IOL	Output LOW current	At specified Vol	_	_	22	mA

Caution Stresses greater than those listed in Table 13 may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Table 13: Absolute Maximum Ratings

Symbol	Parameter	Minimum	Maximum	Unit	Symbol
VSUPPLY	Power supply voltage (all supplies)	-0.3	4.5	V	VSUPPLY
ISUPPLY	Total power supply current	_	200	mA	ISUPPLY
IGND	Total ground current	_	200	mA	IGND
Vin	DC input voltage	-0.3	VDD_IO + 0.3	V	VIN
Vout	DC output voltage	-0.3	VDD_IO + 0.3	V	Vout
TsTG <sup>1</sup>	Storage temperature	-40	+85	°C	TsTG <sup>1</sup>

Note: 1. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 14:** Operating Current Consumption for Parallel Output

VAA = VAA\_PIX = VDD\_IO = VDD\_PLL = 2.8V; VDD= 1.8V; PLL Enabled and PIXCLK = 74.25 MHz; TA = 25°C; CLOAD = 10pF

	Condition	Symbol	Min	Тур	Max	Unit
Digital operating current	Parallel, Streaming, Full resolution 54 fps	IDD1		46	60	mA
I/O digital operating current	Parallel, Streaming, Full resolution 54 fps	IDD_IO		52	_	mA
Analog operating current	Parallel, Streaming, Full resolution 54 fps	IAA		46	55	mA
Pixel supply current	Parallel, Streaming, Full resolution 54 fps	IAA_PIX		7	9	mA
PLL supply current	Parallel, Streaming, Full resolution 54 fps	IDD_PLL		8	10	mA



Table 15: Standby Current Consumption

Analog - VAA + VAA\_PIX + VDD\_PLL; Digital - VDD + VDD\_IO; TA = 25°C

Definition	Condition	Min	Тур	Max	Unit
Hard standby (clock off, driven low)	Analog, 2.8V	_	3	15	μΑ
	Digital, 1.8V	_	25	80	μΑ
Hard standby (clock on, EXTCLK = 20 MHz)	Analog, 2.8V	_	12	25	μΑ
	Digital, 1.8V	_	1.1	1.7	mA
Soft standby (clock off, driven low)	Analog, 2.8V	_	3	15	μΑ
	Digital, 1.8V	_	25	80	μΑ
Soft standby (clock on, EXTCLK = 20 MHz)	Analog, 2.8V	_	12	25	μΑ
	Digital, 1.8V	_	1.1	1.7	mA

#### **HiSPi Electrical Specifications**

The Aptina AR0134 sensor supports SLVS mode only, and does not have a DLL for timing adjustments. Refer to the High-Speed Serial Pixel (HiSPi) Interface Physical Layer Specification v2.00.00 for electrical definitions, specifications, and timing information. The VDD\_SLVS supply in this data sheet corresponds to VDD\_TX in the HiSPi Physical Layer Specification. Similarly, VDD is equivalent to VDD\_HiSPi as referenced in the specification. The HiSPi transmitter electrical specifications are listed at 700 MHz.


Table 16: Input Voltage and Current (HiSPi Power Supply 0.4 V)

Measurement Conditions: Max Freq 700 MHz

Parameter	Symbol	Min	Тур	Max	Unit
Supply current (PWRHiSPi) (driving 100Ω load)	IDD_SLVS	-	10	15	mA
HiSPi common mode voltage (driving $100\Omega$ load)	Vcmd	VDD_SLVS x 0.45	VDD_SLVS/2	VDD_SLVS x 0.55	٧
HiSPi differential output voltage (driving $100\Omega$ load)	Vod	VDD_SLVS x 0.36	VDD_SLVS/2	VDD_SLVS x 0.64	٧
Change in Vcм between logic 1 and 0	$\Delta V$ CM			25	mV
Change in  VoD  between logic 1 and 0	Vod			25	mV
Vod noise margin	NM	_		30	%
Difference in VcM between any two channels	ΔVcm			50	mV
Difference in Vod between any two channels	∆Vod			100	mV
Common-mode AC voltage (pk) without VCM cap termination	ΔVcM_ac			50	mV
Common-mode AC voltage (pk) with VCM cap termination	ΔVcM_ac			30	mV
Max overshoot peak  VOD	Vod_ac			1.3 x  VOD	V
Max overshoot Vdiff pk-pk	$V_{diff\_pkpk}$			2.6 x  VoD	V
Eye Height	V <sub>eye</sub>	1.4 x Vod			
Single-ended output impedance	Ro	35	50	70	Ω
Output impedance mismatch	ΔRo			20	%



Figure 16: Differential Output Voltage for Clock or Data Pairs



**Table 17:** Rise and Fall Times

Measurement Conditions: HiSPi Power Supply 0.4V, Max Freq 700 MHz

Parameter	Symbol	Min	Тур	Max	Unit
Data Rate	1/UI	280	_	700	Mb/s
Max setup time from transmitter	TxPRE	0.3	_	_	UI <sup>1</sup>
Max hold time from transmitter	TxPost	0.3	_	_	UI
Rise time (20% - 80%)	RISE	-	0.25UI	_	
Fall time (20% - 80%)	FALL	150ps	0.25 UI	_	
Clock duty	PLL_DUTY	45	50	55	%
Bitrate Period	t <sub>pw</sub>	1.43		3.57	ns <sup>1</sup>
Eye Width	t <sub>eye</sub>	0.3			UI <sup>1, 2</sup>
Data Total jitter (pk pk)@1e-9	t <sub>totaljit</sub>			0.2	UI <sup>1, 2</sup>
Clock Period Jitter (RMS)	t <sub>ckjit</sub>			50	ps <sup>2</sup>
Clock cycle to cycle jitter (RMS)	t <sub>cyjit</sub>			100	ps <sup>2</sup>
Clock to Data Skew	t <sub>chskew</sub>	-0.1		0.1	UI <sup>1, 2</sup>
PHY-to-PHY Skew	t <sub> PHYskew </sub>			2.1	UI <sup>1, 5</sup>
Mean differential skew	t <sub>DIFFSKEW</sub>	-100		100	ps <sup>6</sup>

Notes:

- 1. One UI is defined as the normalized mean time between one edge and the following edge of the clock.
- 2. Taken from 0V crossing point.
- Also defined with a maximum loading capacitance of 10pF on any pin. The loading capacitance may also need to be less for higher bitrates so the rise and fall times do not exceed the maximum 0.3UI.
- 4. The absolute mean skew between the Clock lane and any Data Lane in the same PHY between any edges.
- 5. The absolute mean skew between any Clock in one PHY and any Data lane in any other PHY between any edges.
- 6. Differential skew is defined as the skew between complementary outputs. It is measured as the absolute time between the two complementary edges at mean VCM point.



Figure 17: Eye Diagram for Clock and Data Signals





Figure 18: Skew Within the PHY and Output Channels





AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Power-On Reset and Standby Timing

## **Power-On Reset and Standby Timing**

#### **Power-Up Sequence**

The recommended power-up sequence for the AR0134 is shown in Figure 19. The available power supplies (VDD\_IO, VDD, VDD\_SLVS, VDD\_PLL, VAA, VAA\_PIX) must have the separation specified below.

- 1. Turn on VDD\_PLL power supply.
- 2. After 0–10μs, turn on VAA and VAA\_PIX power supply.
- 3. After 0–10µs, turn on VDD IO power supply.
- 4. After the last power supply is stable, enable EXTCLK.
- 5. If RESET\_BAR is in a LOW state, hold RESET\_BAR LOW for at least 1ms. If RESET\_BAR is in a HIGH state, assert RESET\_BAR for at least 1ms.
- 6. Wait 160000 EXTCLKs (for internal initialization into software standby).
- 7. Configure PLL, output, and image settings to desired values.
- 8. Wait 1ms for the PLL to lock.
- 9. Set streaming mode (R0x301a[2] = 1).

Figure 19: Power Up




Table 18: Power-Up Sequence

Definition	Symbol	Minimum	Typical	Maximum	Unit
VDD_PLL to VAA/VAA_PIX	t0	0	10	_	μς
VAA/VAA_PIX to VDD_IO	t1	0	10	_	μs
VDD_IO to VDD	t2	0	10	_	μς
VDD to VDD_SLVS	t3	0	10	_	μς
Xtal settle time	tx	_	30 <sup>1</sup>	_	ms
Hard Reset	t4	12	-	_	ms
Internal Initialization	t5	160000	-	_	EXTCLKs
PLL Lock Time	t6	1	-	_	ms

Notes:

- 1. Xtal settling time is component-dependent, usually taking about 10 100 ms.
- Hard reset time is the minimum time required after power rails are settled. In a circuit where hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time.
- 3. It is critical that VDD\_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the others. If the case happens that VDD\_PLL is powered after



## AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Power-On Reset and Standby Timing

other supplies then the sensor may have functionality issues and will experience high current draw on this supply.

#### **Power-Down Sequence**

The recommended power-down sequence for the AR0134 is shown in Figure 20. The available power supplies (VDD\_IO, VDD, VDD\_SLVS, VDD\_PLL, VAA, VAA\_PIX) must have the separation specified below.

- 1. Disable streaming if output is active by setting standby R0x301a[2] = 0
- 2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
- 3. Turn off VDD SLVS.
- 4. Turn off VDD.
- 5. Turn off VDD\_IO
- 6. Turn off VAA/VAA PIX.
- 7. Turn off VDD\_PLL.

Figure 20: Power Down




Table 19: Power-Down Sequence

Definition	Symbol	Minimum	Typical	Maximum	Unit
VDD_SLVS to VDD	t0	0	_	_	μS
VDD to VDD_IO	t1	0	_	-	μS
VDD_IO to VAA/VAA_PIX	t2	0	-	_	μS
VAA/VAA_PIX to VDD_PLL	t3	0	_	-	μS
PwrDn until Next PwrUp Time	t4	100	-	_	mS

Note: t4 is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.



AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Power-On Reset and Standby Timing

## **Standby Sequence**

Figures 21 and 22 show timing diagrams for entering and exiting standby. Delays are shown indicating the last valid register write prior to entering standby as well as the first valid write upon exiting standby. Also shown is timing if the EXTCLK is to be disabled during standby.

Figure 21: Enter Standby Timing






Figure 22: Exit Standby Timing





AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Power-On Reset and Standby Timing


Figure 23: Quantum Efficiency – Monochrome Sensor (Typical)





AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Power-On Reset and Standby Timing


Figure 24: Quantum Efficiency – Color Sensor (Typical)






AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Power-On Reset and Standby Timing


Table 20: Chief Ray Angle - 25deg Mono



## **Package Dimensions**

Figure 25: 63-Ball iBGA Package Outline Drawing





Notes: 1. Dimensions in mm. Dimensions in () are for reference only.

2 Encapsulant: Epoxy.

Substrate material: Plastic laminate 0.25 thickness.

Lid material: Borosilicate glass  $0.4 \pm 0.04$  thickness. Refractive index at 20C = 1.5255 @ 546nm and 1.5231 @ 588nm.

Refractive index at 20C = 1.5255 @ 546nm and 1.5231 @ 588nm. Double side AR Coating: 530-570nm R < 1%; 420-700nm R < 2%.

5 Image sensor die: 0.2mm thickness.

6 Solder ball material: SAC305 (95% Sn, 3% Ag, 0.5% Cu).

Dimensions apply to solder balls post reflow.

Pre-flow ball is0.5 on a Ø0.4 SMD ball pad.


Maximum rotation of optical area relative to package edges: 1°.

Maximum tilt of optical area relative to substrate plane □: 25 μm.

Maximum tilt of cover glass relative to optical area plane □: 50 μm.

AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Package Dimensions

48-pin iLCC Package Drawing Figure 26:



- Notes: 1. Dimensions in mm. Dimensions in () are for reference only.
  - 2 Encapsulant: Epoxy.
  - 3 Substrate material: Plastic laminate 0.5 thickness.
  - Lid material: Borosilicate glass 0.4  $\pm$  0.04 thickness.
    - Refractive index at 20C = 1.5255 @ 546nm and 1.5231 @ 588nm.
  - Double side AR Coating: 530-570nm R< 1%; 420-700nm R < 2%.

  - Maximum rotation of optical area relative to package edges: 1°. Maximum tilt of optical area relative to substrate plane  $\Box$ : 25  $\mu$ m. Maximum tilt of cover glass relative to optical area plane  $\mathbb{E}: 50 \, \mu m$ .

AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Package Dimensions



AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Revision History

## **Revision History**

Rev. D	
	<ul> <li>Updated Table 1, "Key Parameters," on page 1</li> </ul>
	<ul> <li>Updated Figure 4: "Typical Configuration: Serial Four-Lane HiSPi Interface," on page 9</li> </ul>
	• Updated Figure 6: "9x9mm 63-Ball iBGA Package," on page 11
	Updated Table 5, "Two-Wire Serial Bus Characteristics," on page 21
	<ul> <li>Updated Table 6, "I/O Timing Characteristics, Parallel Output (1.8V VDD_IO)<sup>1</sup>," on page 23</li> </ul>
	<ul> <li>Updated Table 7, "I/O Timing Characteristics, Parallel Output (2.8V VDD_IO)<sup>1</sup>," on page 24</li> </ul>
	Updated "Two-Wire Serial Register Interface" on page 16
	• Split Table 6 and updated values in Table 8, "I/O Rise Slew Rate (2.8V VDD_IO) <sup>1</sup> ," on page 25 and Table 9, "I/O Fall Slew Rate (2.8V VDD_IO) <sup>1</sup> ," on page 25
	Updated "Power-Up Sequence" on page 31
	Updated Figure 19: "Power Up," on page 31
	Updated Figure 25: "63-Ball iBGA Package Outline Drawing," on page 37
	Updated Figure 26: "48-pin iLCC Package Drawing," on page 38
Rev. C	
nev. C	Updated to Production
	Applied updated Aptina template
	Updated "General Description" on page 1
	Updated Table 1, "Key Parameters," on page 1
	Updated Table 2, "Available Part Numbers," on page 1
	Updated "Features Overview" on page 6
	Added "Pixel Data Format" on page 7
	• Updated Table 6, "I/O Timing Characteristics, Parallel Output (1.8V VDD_IO) <sup>1</sup> ," on
	page 23
	• Updated Table 7, "I/O Rise Slew Rate (2.8V Vdd_IO)1," on page 23
	<ul> <li>Updated Table 8, "I/O Fall Slew Rate (2.8V Vdd_IO)1," on page 23</li> </ul>
	<ul> <li>Updated Table 9, "I/O Rise Slew Rate (1.8V Vdd_IO)1," on page 23</li> </ul>
	<ul> <li>Added "Two-Wire Serial Register Interface" on page 16</li> </ul>
	<ul> <li>Added "Standby Sequence" on page 33</li> </ul>
	<ul> <li>Added Table 20, "Chief Ray Angle - 25deg Mono," on page 36</li> </ul>
Rev. B	
	Updated to Preliminary
	Updated "Features" on page 1
	Updated third paragraph of "General Description" on page 5
	• Updated Figure 15: "I/O Timing Diagram," on page 23
	<ul> <li>Updated Table 6, "I/O Timing Characteristics, Parallel Output (1.8V VDD_IO)<sup>1</sup>," on page 23</li> </ul>
	Added Figure 21: "Enter Standby Timing," on page 33
	Added Figure 22: "Exit Standby Timing," on page 33
	• Added Table 7, "I/O Rise Slew Rate (2.8V Vdd_IO)1," on page 23
	Added Table 8, "I/O Fall Slew Rate (2.8V Vdd_IO)1," on page 23
	• Added Table 9, "I/O Rise Slew Rate (1.8V Vdd_IO)1," on page 23
	$ ^{\prime}$ $^{\prime}$ $^{\prime}$ $^{\prime}$ $^{\prime}$ $^{\prime}$ $^{\prime}$



## AR0134: 1/3-Inch 1.2Mp CMOS Digital Image Sensor Revision History

<ul> <li>Added Table 10, "I/O Fall Slew Rate (1.8V Vdd_IO)1," on page 24</li> </ul>
<ul> <li>Updated "Power-Up Sequence" on page 31</li> </ul>
• Updated Table 18, "Power-Up Sequence," on page 31
<ul> <li>Added Figure 21: "Enter Standby Timing," on page 33</li> </ul>
<ul> <li>Added Figure 22: "Exit Standby Timing," on page 33</li> </ul>
• Added Figure 23: "Quantum Efficiency – Monochrome Sensor (Typical)," on page 34

Initial release

180 Clemenceau Avenue, #05-02/04 Haw Par Centre, Singapore 239922 prodmktg@aptina.com www.aptina.com Aptina, Aptina Imaging, and the Aptina logo are the property of Aptina Imaging Corporation All other trademarks are the property of their respective owners.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.