



MT9F002 Registers

For more information, refer to the data sheet on Aptina's Web site: www.apina.com

MT9F002 Register Reference



Table of Contents

| | |
|--|----|
| Introduction | 4 |
| How to Access Registers | 4 |
| Register Notation | 4 |
| Register Aliases | 4 |
| Bit Fields | 4 |
| Bit Field Aliases | 4 |
| Byte Ordering | 4 |
| Address Alignment | 5 |
| Bit Representation | 5 |
| Data Format | 5 |
| Register Behavior | 5 |
| Double-Buffered Registers | 5 |
| Using grouped_parameter_hold | 5 |
| Bad Frames | 6 |
| Register Lists and Default Values | 7 |
| SMIA Configuration Register List and Default Values | 7 |
| SMIA Parameter Limit Register List and Default Values | 11 |
| Manufacturer Specific Register List and Default Values | 14 |
| Register Descriptions | 23 |
| SMIA Configuration Register Descriptions | 23 |
| SMIA Parameter Limit Register Descriptions | 28 |
| Manufacturer Specific Register Descriptions | 31 |
| Revision History | 62 |



List of Tables

| | | |
|----------|--|----|
| Table 1: | Data Formats | 5 |
| Table 2: | SMIA Configuration Register List and Default Values | 7 |
| Table 3: | SMIA Parameter Limit Register List and Default Values | 11 |
| Table 4: | Manufacturer Specific Register List and Default Values | 14 |
| Table 5: | SMIA Configuration Register Descriptions | 23 |
| Table 6: | SMIA Parameter Limit Register Descriptions | 28 |
| Table 7: | Manufacturer Specific Register Description | 31 |



Introduction

This reference document describes the MT9F002 registers.

How to Access Registers

All the registers can be accessed by the two-wire serial interface with 16-bit addresses and 8- or 16-bit data.

For more detailed information on the interface protocol of the two-wire serial interface see the MT9F002 data sheet.

Register Notation

The underlying mechanism for reading and writing registers provides byte write capability. However, it is convenient to consider some registers as multiple adjacent bytes. The MT9F002 uses 8-bit, 16-bit, and 32-bit registers, all implemented as 1 or more bytes at naturally aligned, contiguous locations in the address space.

In this document, registers are described either by address or by name. When registers are described by address, the size of the registers is explicit. For example, R0x3024 is an 8-bit register at address 0x3024, and R0x3000–1 is a 16-bit register at address 0x3000–0x3001. When registers are described by name, the size of the register is implicit. It is necessary to refer to the register table to determine that `model_id` is a 16-bit register.

Register Aliases

A consequence of the internal architecture of the MT9F002 is that some registers are decoded at multiple addresses. Some registers in “configuration space” are also decoded in “manufacturer-specific space.” To provide unique names for all registers, the name of the register within manufacturer-specific register space has a trailing underscore. For example, R0x0000–1 is `model_id`, and R0x3000–1 is `model_id_`. The effect of reading or writing a register through any of its aliases is identical.

Bit Fields

Some registers provide control of several different pieces of related functionality, and this makes it necessary to refer to bit fields within registers. As an example of the notation used for this, the least significant 4 bits of the `model_id` register are referred to as `model_id[3:0]` or R0x0000–1[3:0].

Bit Field Aliases

In addition to the register aliases described above, some register fields are aliased in multiple places. For example, R0x0100 (`mode_select`) has only one operational bit, R0x0100[0]. This bit is aliased to R0x301A–B[2]. The effect of reading or writing a bit field through any of its aliases is identical.

Byte Ordering

Registers that occupy more than one byte of address space are shown with the lowest address in the highest-order byte lane to match the byte-ordering on the bus. For example, the `model_id` register is R0x0000–1. In the register table the default value is shown as 0x2600. This means that a read from address 0x0000 would return 0x26, and a read from address 0x0001 would return 0x00. When reading this register as two 8-bit transfers on the serial interface, the 0x26 will appear on the serial interface first, followed by the 0x00.



Address Alignment

All register addresses are aligned naturally. Registers that occupy 2 bytes of address space are aligned to even 16-bit addresses, and registers that occupy 4 bytes of address space are aligned to 16-bit addresses that are an integer multiple of 4.

Bit Representation

For clarity, 32-bit hex numbers are shown with an underscore between the upper and lower 16 bits. For example: 0x3000_01AB.

Data Format

Most registers represent an unsigned binary value or set of bit fields. For all other register formats, the format is stated explicitly at the start of the register description. The notation for these formats is shown in Table 1.

Table 1: Data Formats

| Name | Description |
|--------|--|
| FIX16 | Signed fixed-point, 16-bit number: two's complement number, 8 fractional bits. Examples: 0x0100 = 1.0, 0x8000 = -128, 0xFFFF = -0.0039065 |
| UFIX16 | Unsigned fixed-point, 16-bit number: 8.8 format. Examples: 0x0100 = 1.0, 0x280 = 2.5 |
| FLP32 | Signed floating-point, 32-bit number: IEEE 754 format. Example: 0x4280_0000 = 64.0 |

Register Behavior

Registers vary from “read-only,” “read/write,” and “read, write-1-to-clear.”

Double-Buffered Registers

Some sensor settings cannot be changed during frame readout. For example, changing R0x0344–5 (x_addr_start) partway through frame readout would result in inconsistent row lengths within a frame. To avoid this, the MT9F002 double-buffers many registers by implementing a “pending” and a “live” version. Reads and writes access the pending register. The live register controls the sensor operation.

The value in the pending register is transferred to a live register at a fixed point in the frame timing, called frame start. Frame start is defined as the point at which the first dark row is read out internally to the sensor. In the register tables the “Frame Sync'd” column shows which registers or register fields are double-buffered in this way.

Using grouped_parameter_hold

Register grouped_parameter_hold (R0x0104) can be used to inhibit transfers from the pending to the live registers. When the MT9F002 is in streaming mode, this register should be written to “1” before making changes to any group of registers where a set of changes is required to take effect simultaneously. When this register is written to “0,” all transfers from pending to live registers take place on the next frame start.

An example of the consequences of failing to set this bit follows:

An external auto exposure algorithm might want to change both gain and integration time between two frames. If the next frame starts between these operations, it will have the new gain, but not the new integration time, which would return a frame with the wrong brightness that might lead to a feedback loop with the AE algorithm resulting in flickering.



Bad Frames

A bad frame is a frame where all rows do not have the same integration time or where offsets to the pixel values have changed during the frame.

Many changes to the sensor register settings can cause a bad frame. For example, when `line_length_pck` (R0x0342-3) is changed, the new register value does not affect sensor behavior until the next frame start. However, the frame that would be read out at that frame start will have been integrated using the old row width, so reading it out using the new row width would result in a frame with an incorrect integration time.

By default, bad frames are not masked. If the masked bad frame option is enabled, both LV and FV are inhibited for these frames so that the vertical blanking time between frames is extended by the frame time.

In the register tables, the “Bad Frame” column shows where changing a register or register field will cause a bad frame. This notation is used:

N—No. Changing the register value will not produce a bad frame.

Y—Yes. Changing the register value might produce a bad frame.

YM—Yes; but the bad frame will be masked out when `mask_corrupted_frames` (R0x0105) is set to “1.”



Register Lists and Default Values

Table 2 through Table 4 on page 14 list sensor registers and their default values. Table 5 on page 23 through Table 7 on page 31 list sensor registers and their descriptions.

Locations that are shown as “Reserved” should not be accessed. The default read values of these registers are subject to change.

Caution The effect of writing to reserved registers is undefined and may include the possibility of causing permanent electrical damage to the sensor.

Note: Green1 (G1) corresponds to greenR or Gr; green2 (G2) corresponds to greenB or Gb.

SMIA Configuration Register List and Default Values

Table 2: SMIA Configuration Register List and Default Values

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|-------------------|----------------------------|----------------------|------------------------|
| R0 (R0x0000) | model_id | dddd dddd dddd dddd | 11777 (0x2E01) |
| R2 (R0x0002) | revision_number | dddd dddd | 0 (0x00) |
| R3 (R0x0003) | manufacturer_id | ???? ????? | 6 (0x06) |
| R4 (R0x0004) | smia_version | ???? ????? | 10 (0x0A) |
| R5 (R0x0005) | frame_count | ???? ????? | 255 (0xFF) |
| R6 (R0x0006) | pixel_order | 0000 00?? | 0 (0x00) |
| R8 (R0x0008) | data_pedestal | 0000 dddd dddd dddd | 168 (0x00A8) |
| R64 (R0x0040) | frame_format_model_type | ???? ????? | 1 (0x01) |
| R65 (R0x0041) | frame_format_model_subtype | ???? ????? | 18 (0x12) |
| R66 (R0x0042) | frame_format_descriptor_0 | ???? ???? ???? ????? | 20768 (0x5120) |
| R68 (R0x0044) | frame_format_descriptor_1 | ???? ???? ???? ????? | 4098 (0x1002) |
| R70 (R0x0046) | frame_format_descriptor_2 | ???? ???? ???? ????? | 23768 (0x5CD8) |
| R72 (R0x0048) | frame_format_descriptor_3 | ???? ???? ???? ????? | 0 (0x0000) |
| R74 (R0x004A) | frame_format_descriptor_4 | ???? ???? ???? ????? | 0 (0x0000) |
| R76 (R0x004C) | frame_format_descriptor_5 | ???? ???? ???? ????? | 0 (0x0000) |
| R78 (R0x004E) | frame_format_descriptor_6 | ???? ???? ???? ????? | 0 (0x0000) |
| R80 (R0x0050) | frame_format_descriptor_7 | ???? ???? ???? ????? | 0 (0x0000) |


 MT9F002: Register Reference
 Register Lists and Default Values

Table 2: SMIA Configuration Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|-------------------|----------------------------|-----------------------|------------------------|
| R82 (R0x0052) | frame_format_descriptor_8 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R84 (R0x0054) | frame_format_descriptor_9 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R86 (R0x0056) | frame_format_descriptor_10 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R88 (R0x0058) | frame_format_descriptor_11 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R90 (R0x005A) | frame_format_descriptor_12 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R92 (R0x005C) | frame_format_descriptor_13 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R94 (R0x005E) | frame_format_descriptor_14 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R128 (R0x0080) | analog_gain_capability | ???? ???? ???? ???? ? | 1 (0x0001) |
| R132 (R0x0084) | analog_gain_code_min | ???? ???? ???? ???? ? | 8 (0x0008) |
| R134 (R0x0086) | analog_gain_code_max | ???? ???? ???? ???? ? | 4095 (0x0FFF) |
| R136 (R0x0088) | analog_gain_code_step | ???? ???? ???? ???? ? | 1 (0x0001) |
| R138 (R0x008A) | analog_gain_type | ???? ???? ???? ???? ? | 0 (0x0000) |
| R140 (R0x008C) | analog_gain_m0 | ???? ???? ???? ???? ? | 1 (0x0001) |
| R142 (R0x008E) | analog_gain_c0 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R144 (R0x0090) | analog_gain_m1 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R146 (R0x0092) | analog_gain_c1 | ???? ???? ???? ???? ? | 8 (0x0008) |
| R192 (R0x00C0) | data_format_model_type | ???? ???? ? | 1 (0x01) |
| R193 (R0x00C1) | data_format_model_subtype | ???? ???? ? | 5 (0x05) |
| R194 (R0x00C2) | data_format_descriptor_0 | ???? ???? ???? ???? ? | 3084 (0x0C0C) |
| R196 (R0x00C4) | data_format_descriptor_1 | ???? ???? ???? ???? ? | 2570 (0x0A0A) |
| R198 (R0x00C6) | data_format_descriptor_2 | ???? ???? ???? ???? ? | 2056 (0x0808) |
| R200 (R0x00C8) | data_format_descriptor_3 | ???? ???? ???? ???? ? | 2568 (0x0A08) |
| R202 (R0x00CA) | data_format_descriptor_4 | ???? ???? ???? ???? ? | 3080 (0x0C08) |
| R204 (R0x00CC) | data_format_descriptor_5 | ???? ???? ???? ???? ? | 0 (0x0000) |

**Table 2: SMIA Configuration Register List and Default Values (continued)**

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|-------------------|--------------------------|-----------------------|------------------------|
| R206 (R0x00CE) | data_format_descriptor_6 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R256 (R0x0100) | mode_select | 0000 000d | 0 (0x00) |
| R257 (R0x0101) | image_orientation | 0000 00dd | 0 (0x00) |
| R259 (R0x0103) | software_reset | 0000 000d | 0 (0x00) |
| R260 (R0x0104) | grouped_parameter_hold | 0000 000d | 0 (0x00) |
| R261 (R0x0105) | mask_corrupted_frames | 0000 000d | 0 (0x00) |
| R272 (R0x0110) | ccp2_channel_identifier | 0000 0ddd | 0 (0x00) |
| R273 (R0x0111) | ccp2_signalling_mode | 0000 000d | 1 (0x01) |
| R274 (R0x0112) | ccp_data_format | dddd dddd dddd dddd | 3084 (0x0C0C) |
| R288 (R0x0120) | gain_mode | 0000 000d | 0 (0x00) |
| R512 (R0x0200) | fine_integration_time | dddd dddd dddd ddd0 | 1316 (0x0524) |
| R514 (R0x0202) | coarse_integration_time | dddd dddd dddd dddd | 16 (0x0010) |
| R516 (R0x0204) | analog_gain_code_global | 0000 dddd dddd dddd | 10 (0x000A) |
| R518 (R0x0206) | analog_gain_code_greenr | 0000 dddd dddd dddd | 10 (0x000A) |
| R520 (R0x0208) | analog_gain_code_red | 0000 dddd dddd dddd | 10 (0x000A) |
| R522 (R0x020A) | analog_gain_code_blue | 0000 dddd dddd dddd | 10 (0x000A) |
| R524 (R0x020C) | analog_gain_code_greenb | 0000 dddd dddd dddd | 10 (0x000A) |
| R526 (R0x020E) | digital_gain_greenr | 0000 dddd 0000 0000 | 256 (0x0100) |
| R528 (R0x0210) | digital_gain_red | 0000 dddd 0000 0000 | 256 (0x0100) |
| R530 (R0x0212) | digital_gain_blue | 0000 dddd 0000 0000 | 256 (0x0100) |
| R532 (R0x0214) | digital_gain_greenb | 0000 dddd 0000 0000 | 256 (0x0100) |
| R768 (R0x0300) | vt_pix_clk_div | 0000 0000 000d dddd | 6 (0x0006) |
| R770 (R0x0302) | vt_sys_clk_div | 0000 0000 000d dddd | 1 (0x0001) |
| R772 (R0x0304) | pre_pll_clk_div | 0000 0000 00dd dddd | 6 (0x0006) |



MT9F002: Register Reference Register Lists and Default Values

Table 2: SMIA Configuration Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|--------------------|--------------------|----------------------|------------------------|
| R774 (R0x0306) | pll_multiplier | 0000 0000 dddd dddd | 165 (0x00A5) |
| R776 (R0x0308) | op_pix_clk_div | 0000 0000 000d dddd | 12 (0x000C) |
| R778 (R0x030A) | op_sys_clk_div | 0000 0000 000d dddd | 1 (0x0001) |
| R832 (R0x0340) | frame_length_lines | dddd dddd dddd dddd | 3434 (0x0D6A) |
| R834 (R0x0342) | line_length_pck | dddd dddd dddd ddd0 | 9040 (0x2350) |
| R836 (R0x0344) | x_addr_start | 000d dddd dddd dddd | 144 (0x0090) |
| R838 (R0x0346) | y_addr_start | 0000 dddd dddd dddd | 32 (0x0020) |
| R840 (R0x0348) | x_addr_end | 000d dddd dddd dddd | 4527 (0x11AF) |
| R842 (R0x034A) | y_addr_end | 0000 dddd dddd dddd | 3319 (0x0CF7) |
| R844 (R0x034C) | x_output_size | 000d dddd dddd ddd0 | 4384 (0x1120) |
| R846 (R0x034E) | y_output_size | 0000 dddd dddd ddd0 | 3288 (0x0CD8) |
| R896 (R0x0380) | x_even_inc | 0000 0000 0000 000? | 1 (0x0001) |
| R898 (R0x0382) | x_odd_inc | 0000 0000 0000 dddd | 1 (0x0001) |
| R900 (R0x0384) | y_even_inc | 0000 0000 0000 000? | 1 (0x0001) |
| R902 (R0x0386) | y_odd_inc | 0000 0000 00dd dddd | 1 (0x0001) |
| R1024 (R0x0400) | scaling_mode | 0000 0000 0000 00dd | 0 (0x0000) |
| R1026 (R0x0402) | spatial_sampling | 0000 0000 0000 000d | 0 (0x0000) |
| R1028 (R0x0404) | scale_m | 0000 0000 dddd dddd | 16 (0x0010) |
| R1030 (R0x0406) | scale_n | 0000 0000 ???? ???? | 16 (0x0010) |
| R1280 (R0x0500) | compression_mode | 0000 0000 0000 000? | 1 (0x0001) |
| R1536 (R0x0600) | test_pattern_mode | 0000 00dd 0000 00dd | 0 (0x0000) |
| R1538 (R0x0602) | test_data_red | 0000 dddd dddd dddd | 0 (0x0000) |
| R1540 (R0x0604) | test_data_greenr | 0000 dddd dddd dddd | 0 (0x0000) |
| R1542 (R0x0606) | test_data_blue | 0000 dddd dddd dddd | 0 (0x0000) |



MT9F002: Register Reference Register Lists and Default Values

Table 2: SMIA Configuration Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|--------------------|----------------------------|----------------------|------------------------|
| R1544 (R0x0608) | test_data_greenb | 0000 dddd dddd dddd | 0 (0x0000) |
| R1546 (R0x060A) | horizontal_cursor_width | 0000 dddd dddd dddd | 0 (0x0000) |
| R1548 (R0x060C) | horizontal_cursor_position | 0000 dddd dddd dddd | 0 (0x0000) |
| R1550 (R0x060E) | vertical_cursor_width | 000d dddd dddd dddd | 0 (0x0000) |
| R1552 (R0x0610) | vertical_cursor_position | 000d dddd dddd dddd | 0 (0x0000) |

SMIA Parameter Limit Register List and Default Values

Table 3: SMIA Parameter Limit Register List and Default Values

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|--------------------|------------------------------------|---|----------------------------|
| R4096 (R0x1000) | integration_time_capability | 0000 0000 0000 000? | 1 (0x0001) |
| R4100 (R0x1004) | coarse_integration_time_min | dddd dddd dddd dddd | 0 (0x0000) |
| R4102 (R0x1006) | coarse_integration_time_max_margin | dddd dddd dddd dddd | 1 (0x0001) |
| R4104 (R0x1008) | fine_integration_time_min | dddd dddd dddd dddd | 1316 (0x0524) |
| R4106 (R0x100A) | fine_integration_time_max_margin | dddd dddd dddd dddd | 1032 (0x0408) |
| R4224 (R0x1080) | digital_gain_capability | 0000 0000 0000 000? | 1 (0x0001) |
| R4228 (R0x1084) | digital_gain_min | ???? ???? ???? ???? | 256 (0x0100) |
| R4230 (R0x1086) | digital_gain_max | ???? ???? ???? ???? | 3840 (0x0F00) |
| R4232 (R0x1088) | digital_gain_step_size | ???? ???? ???? ???? | 256 (0x0100) |
| R4352 (R0x1100) | min_ext_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ???? | 1073741824 (0x40000000) |
| R4356 (R0x1104) | max_ext_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ???? | 1115684864 (0x42800000) |
| R4360 (R0x1108) | min_pre_pll_clk_div | ???? ???? ???? ???? | 1 (0x0001) |
| R4362 (R0x110A) | max_pre_pll_clk_div | ???? ???? ???? ???? | 64 (0x0040) |
| R4364 (R0x110C) | min_pll_ip_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ???? | 1073741824 (0x40000000) |
| R4368 (R0x1110) | max_pll_ip_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ???? | 1103101952 (0x41C00000) |


**MT9F002: Register Reference
Register Lists and Default Values**
Table 3: SMIA Parameter Limit Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|--------------------|--------------------------|--|----------------------------|
| R4372 (R0x1114) | min_pll_multiplier | ???? ???? ???? ???? ? | 32 (0x0020) |
| R4374 (R0x1116) | max_pll_multiplier | ???? ???? ???? ???? ? | 384 (0x0180) |
| R4376 (R0x1118) | min_pll_op_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1136656384 (0x43C00000) |
| R4380 (R0x111C) | max_pll_op_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1145044992 (0x44400000) |
| R4384 (R0x1120) | min_vt_sys_clk_div | ???? ???? ???? ???? ? | 1 (0x0001) |
| R4386 (R0x1122) | max_vt_sys_clk_div | ???? ???? ???? ???? ? | 16 (0x0010) |
| R4388 (R0x1124) | min_vt_sys_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1103101952 (0x41C00000) |
| R4392 (R0x1128) | max_vt_sys_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1103101952 (0x41C00000) |
| R4396 (R0x112C) | min_vt_pix_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1083808154 (0x4099999A) |
| R4400 (R0x1130) | max_vt_pix_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1130102784 (0x435C0000) |
| R4404 (R0x1134) | min_vt_pix_clk_div | ???? ???? ???? ???? ? | 4 (0x0004) |
| R4406 (R0x1136) | max_vt_pix_clk_div | ???? ???? ???? ???? ? | 16 (0x0010) |
| R4416 (R0x1140) | min_frame_length_lines | dddd dddd dddd dddd | 148 (0x0094) |
| R4418 (R0x1142) | max_frame_length_lines | dddd dddd dddd dddd | 65535 (0xFFFF) |
| R4420 (R0x1144) | min_line_length_pck | dddd dddd dddd dddd | 2352 (0x0930) |
| R4422 (R0x1146) | max_line_length_pck | dddd dddd dddd dddd | 65534 (0xFFFE) |
| R4424 (R0x1148) | min_line_blanking_pck | dddd dddd dddd dddd | 312 (0x0138) |
| R4426 (R0x114A) | min_frame_blanking_lines | dddd dddd dddd dddd | 146 (0x0092) |
| R4448 (R0x1160) | min_op_sys_clk_div | ???? ???? ???? ???? ? | 1 (0x0001) |
| R4450 (R0x1162) | max_op_sys_clk_div | ???? ???? ???? ???? ? | 16 (0x0010) |
| R4452 (R0x1164) | min_op_sys_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1103101952 (0x41C00000) |
| R4456 (R0x1168) | max_op_sys_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1148846080 (0x447A0000) |
| R4460 (R0x116C) | min_op_pix_clk_div | ???? ???? ???? ???? ? | 8 (0x0008) |
| R4462 (R0x116E) | max_op_pix_clk_div | ???? ???? ???? ???? ? | 10 (0x000A) |



MT9F002: Register Reference
Register Lists and Default Values

Table 3: SMIA Parameter Limit Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|-------------------|-----------------------------|--|-------------------------|
| R4464 (R0x1170) | min_op_pix_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1075419546 (0x4019999A) |
| R4468 (R0x1174) | max_op_pix_clk_freq_mhz | ???? ???? ???? ???? ???? ???? ???? ???? ? | 1120403456 (0x42C80000) |
| R4480 (R0x1180) | x_addr_min | ???? ???? ???? ???? ? | 24 (0x0018) |
| R4482 (R0x1182) | y_addr_min | ???? ???? ???? ???? ? | 0 (0x0000) |
| R4484 (R0x1184) | x_addr_max | ???? ???? ???? ???? ? | 4647 (0x1227) |
| R4486 (R0x1186) | y_addr_max | ???? ???? ???? ???? ? | 3351 (0x0D17) |
| R4544 (R0x11C0) | min_even_inc | ???? ???? ???? ???? ? | 1 (0x0001) |
| R4546 (R0x11C2) | max_even_inc | ???? ???? ???? ???? ? | 1 (0x0001) |
| R4548 (R0x11C4) | min_odd_inc | ???? ???? ???? ???? ? | 1 (0x0001) |
| R4550 (R0x11C6) | max_odd_inc | ???? ???? ???? ???? ? | 7 (0x0007) |
| R4608 (R0x1200) | scaling_capability | 0000 0000 0000 00?? | 2 (0x0002) |
| R4612 (R0x1204) | scaler_m_min | ???? ???? ???? ???? ? | 16 (0x0010) |
| R4614 (R0x1206) | scaler_m_max | ???? ???? ???? ???? ? | 128 (0x0080) |
| R4616 (R0x1208) | scaler_n_min | ???? ???? ???? ???? ? | 16 (0x0010) |
| R4618 (R0x120A) | scaler_n_max | ???? ???? ???? ???? ? | 16 (0x0010) |
| R4864 (R0x1300) | compression_capability | 0000 0000 0000 000? | 1 (0x0001) |
| R5120 (R0x1400) | matrix_element_redinred | dddd dddd dddd dddd | 578 (0x0242) |
| R5122 (R0x1402) | matrix_element_greeninred | dddd dddd dddd dddd | 65280 (0xFF00) |
| R5124 (R0x1404) | matrix_element_blueinred | dddd dddd dddd dddd | 65470 (0xFFBE) |
| R5126 (R0x1406) | matrix_element_reedingreen | dddd dddd dddd dddd | 65460 (0xFFB4) |
| R5128 (R0x1408) | matrix_element_greeningreen | dddd dddd dddd dddd | 512 (0x0200) |
| R5130 (R0x140A) | matrix_element_blueingreen | dddd dddd dddd dddd | 65357 (0xFF4D) |
| R5132 (R0x140C) | matrix_element_redinblue | dddd dddd dddd dddd | 65521 (0xFFFF1) |
| R5134 (R0x140E) | matrix_element_greeninblue | dddd dddd dddd dddd | 65332 (0xFF34) |

**Table 3: SMIA Parameter Limit Register List and Default Values (continued)**

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|--------------------|---------------------------|----------------------|------------------------|
| R5136 (R0x1410) | matrix_element_blueinblue | dddd dddd dddd dddd | 476 (0x01DC) |

Manufacturer Specific Register List and Default Values

Table 4: Manufacturer Specific Register List and Default Values

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|---------------------|--------------------------|----------------------|------------------------|
| R12288 (R0x3000) | model_id_ | dddd dddd dddd dddd | 11777 (0x2E01) |
| R12290 (R0x3002) | y_addr_start_ | 0000 dddd dddd dddd | 32 (0x0020) |
| R12292 (R0x3004) | x_addr_start_ | 000d dddd dddd dddd | 144 (0x0090) |
| R12294 (R0x3006) | y_addr_end_ | 0000 dddd dddd dddd | 3319 (0x0CF7) |
| R12296 (R0x3008) | x_addr_end_ | 000d dddd dddd dddd | 4527 (0x11AF) |
| R12298 (R0x300A) | frame_length_lines_ | dddd dddd dddd dddd | 3434 (0x0D6A) |
| R12300 (R0x300C) | line_length_pck_ | dddd dddd dddd ddd0 | 9040 (0x2350) |
| R12304 (R0x3010) | fine_correction | 0ddd dddd dddd dddd | 296 (0x0128) |
| R12306 (R0x3012) | coarse_integration_time_ | dddd dddd dddd dddd | 16 (0x0010) |
| R12308 (R0x3014) | fine_integration_time_ | dddd dddd dddd ddd0 | 1316 (0x0524) |
| R12310 (R0x3016) | row_speed | 0000 0ddd 0ddd 0ddd | 273 (0x0111) |
| R12312 (R0x3018) | extra_delay | dddd dddd dddd ddd0 | 0 (0x0000) |
| R12314 (R0x301A) | reset_register | dd0d 0ddd dddd dddd | 24 (0x0018) |
| R12316 (R0x301C) | mode_select_ | 0000 000d | 0 (0x00) |
| R12317 (R0x301D) | image_orientation_ | 0000 00dd | 0 (0x00) |
| R12318 (R0x301E) | data_pedestal_ | 0000 dddd dddd dddd | 168 (0x00A8) |
| R12321 (R0x3021) | software_reset_ | 0000 000d | 0 (0x00) |
| R12322 (R0x3022) | grouped_parameter_hold_ | 0000 000d | 0 (0x00) |
| R12323 (R0x3023) | mask_corrupted_frames_ | 0000 000d | 0 (0x00) |


 MT9F002: Register Reference
 Register Lists and Default Values

Table 4: Manufacturer Specific Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|---------------------|--------------------------|----------------------|------------------------|
| R12324 (R0x3024) | pixel_order_ | 0000 00?? | 0 (0x00) |
| R12326 (R0x3026) | gpi_status | dddd dddd dddd ???? | 65535 (0xFFFF) |
| R12328 (R0x3028) | analog_gain_code_global_ | 0000 dddd dddd dddd | 10 (0x000A) |
| R12330 (R0x302A) | analog_gain_code_greenr_ | 0000 dddd dddd dddd | 10 (0x000A) |
| R12332 (R0x302C) | analog_gain_code_red_ | 0000 dddd dddd dddd | 10 (0x000A) |
| R12334 (R0x302E) | analog_gain_code_blue_ | 0000 dddd dddd dddd | 10 (0x000A) |
| R12336 (R0x3030) | analog_gain_code_greenb_ | 0000 dddd dddd dddd | 10 (0x000A) |
| R12338 (R0x3032) | digital_gain_greenr_ | 0000 dddd 0000 0000 | 256 (0x0100) |
| R12340 (R0x3034) | digital_gain_red_ | 0000 dddd 0000 0000 | 256 (0x0100) |
| R12342 (R0x3036) | digital_gain_blue_ | 0000 dddd 0000 0000 | 256 (0x0100) |
| R12344 (R0x3038) | digital_gain_greenb_ | 0000 dddd 0000 0000 | 256 (0x0100) |
| R12346 (R0x303A) | smia_version_ | ???? ???? | 10 (0x0A) |
| R12347 (R0x303B) | frame_count_ | ???? ???? | 255 (0xFF) |
| R12348 (R0x303C) | frame_status | 0000 0000 0000 00?? | 0 (0x0000) |
| R12352 (R0x3040) | read_mode | dd0d dddd dddd dddd | 65 (0x0041) |
| R12358 (R0x3046) | flash | ??dd dddd d00d dddd | 1544 (0x0608) |
| R12360 (R0x3048) | flash_count | dddd dddd dddd dddd | 8 (0x0008) |
| R12374 (R0x3056) | green1_gain | dddd dddd dddd dddd | 4176 (0x1050) |
| R12376 (R0x3058) | blue_gain | dddd dddd dddd dddd | 4176 (0x1050) |
| R12378 (R0x305A) | red_gain | dddd dddd dddd dddd | 4176 (0x1050) |
| R12380 (R0x305C) | green2_gain | dddd dddd dddd dddd | 4176 (0x1050) |
| R12382 (R0x305E) | global_gain | dddd dddd dddd dddd | 4176 (0x1050) |
| R12394 (R0x306A) | datapath_status | 0000 0000 00?d dddd | 0 (0x0000) |
| R12398 (R0x306E) | datapath_select | dddd dd00 ?ddd 00dd | 36992 (0x9080) |



MT9F002: Register Reference Register Lists and Default Values

Table 4: Manufacturer Specific Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|---------------------|--------------------|----------------------|------------------------|
| R12400 (R0x3070) | test_pattern_mode_ | 0000 00dd 0000 0ddd | 0 (0x0000) |
| R12402 (R0x3072) | test_data_red_ | 0000 dddd dddd dddd | 0 (0x0000) |
| R12404 (R0x3074) | test_data_greenr_ | 0000 dddd dddd dddd | 0 (0x0000) |
| R12406 (R0x3076) | test_data_blue_ | 0000 dddd dddd dddd | 0 (0x0000) |
| R12408 (R0x3078) | test_data_greenb_ | 0000 dddd dddd dddd | 0 (0x0000) |
| R12410 (R0x307A) | test_raw_mode | 0000 0000 0000 00dd | 0 (0x0000) |
| R12448 (R0x30A0) | x_even_inc_ | 0000 0000 0000 000? | 1 (0x0001) |
| R12450 (R0x30A2) | x_odd_inc_ | 0000 0000 0000 dddd | 1 (0x0001) |
| R12452 (R0x30A4) | y_even_inc_ | 0000 0000 0000 000? | 1 (0x0001) |
| R12454 (R0x30A6) | y_odd_inc_ | 0000 0000 00dd dddd | 1 (0x0001) |
| R12456 (R0x30A8) | calib_green1_asc1 | 000d dddd dddd dddd | 4224 (0x1080) |
| R12458 (R0x30AA) | calib_blue_asc1 | 000d dddd dddd dddd | 4224 (0x1080) |
| R12460 (R0x30AC) | calib_red_asc1 | 000d dddd dddd dddd | 4224 (0x1080) |
| R12462 (R0x30AE) | calib_green2_asc1 | 000d dddd dddd dddd | 4224 (0x1080) |
| R12476 (R0x30BC) | calib_global | 000d dddd dddd dddd | 4096 (0x1000) |
| R12480 (R0x30C0) | calib_control | 00dd dddd dddd dddd | 288 (0x0120) |
| R12482 (R0x30C2) | calib_green1 | 000d dddd dddd dddd | 4224 (0x1080) |
| R12484 (R0x30C4) | calib_blue | 000d dddd dddd dddd | 4224 (0x1080) |
| R12486 (R0x30C6) | calib_red | 000d dddd dddd dddd | 4224 (0x1080) |
| R12488 (R0x30C8) | calib_green2 | 000d dddd dddd dddd | 4224 (0x1080) |
| R12520 (R0x30E8) | ctx_control_reg | dd00 0000 0000 dddd | 0 (0x0000) |
| R12522 (R0x30EA) | ctx_wr_data_reg | dddd dddd dddd dddd | 0 (0x0000) |
| R12524 (R0x30EC) | ctx_rd_data_reg | dddd dddd dddd dddd | 0 (0x0000) |
| R12526 (R0x30EE) | dark_control3 | 0000 0000 00dd dddd | 32 (0x0020) |



MT9F002: Register Reference Register Lists and Default Values

Table 4: Manufacturer Specific Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|---------------------|----------------------------|-----------------------|------------------------|
| R12600 (R0x3138) | otpm_tcfg_read_4b | dddd dddd dddd dddd | 17504 (0x4460) |
| R12608 (R0x3140) | otpm_cfg | 00dd dddd dddd dddd | 8564 (0x2174) |
| R12634 (R0x315A) | global_flash_start | dddd dddd dddd dddd | 0 (0x0000) |
| R12638 (R0x315E) | global_seq_trigger | dddd 0d?? dddd 0ddd | 0 (0x0000) |
| R12640 (R0x3160) | global_rst_end | dddd dddd dddd dddd | 236 (0x00EC) |
| R12642 (R0x3162) | global_shutter_start | dddd dddd dddd dddd | 791 (0x0317) |
| R12644 (R0x3164) | global_shutter_start2 | 0000 0000 dddd dddd | 0 (0x0000) |
| R12646 (R0x3166) | global_read_start | dddd dddd dddd dddd | 807 (0x0327) |
| R12648 (R0x3168) | global_read_start2 | 0000 0000 dddd dddd | 0 (0x0000) |
| R12650 (R0x316A) | dac_rstlo | dd00 dddd 0000 0000 | 0 (0x0000) |
| R12664 (R0x3178) | analog_control5 | 0ddd dddd dddd dddd | 0 (0x0000) |
| R12704 (R0x31A0) | serial_format_descriptor_0 | ???? ???? ???? ???? ? | 513 (0x0201) |
| R12706 (R0x31A2) | serial_format_descriptor_1 | ???? ???? ???? ???? ? | 514 (0x0202) |
| R12708 (R0x31A4) | serial_format_descriptor_2 | ???? ???? ???? ???? ? | 516 (0x0204) |
| R12710 (R0x31A6) | serial_format_descriptor_3 | ???? ???? ???? ???? ? | 769 (0x0301) |
| R12712 (R0x31A8) | serial_format_descriptor_4 | ???? ???? ???? ???? ? | 770 (0x0302) |
| R12714 (R0x31AA) | serial_format_descriptor_5 | ???? ???? ???? ???? ? | 772 (0x0304) |
| R12716 (R0x31AC) | serial_format_descriptor_6 | ???? ???? ???? ???? ? | 0 (0x0000) |
| R12718 (R0x31AE) | serial_format | d000 00dd 0000 0ddd | 772 (0x0304) |
| R12720 (R0x31B0) | frame_preamble | 0000 0000 dddd dddd | 113 (0x0071) |
| R12722 (R0x31B2) | line_preamble | 0000 0000 dddd dddd | 66 (0x0042) |
| R12724 (R0x31B4) | mipi_timing_0 | dddd dddd dddd dddd | 14694 (0x3966) |
| R12726 (R0x31B6) | mipi_timing_1 | ???? dddd dddd dddd | 4630 (0x1216) |
| R12728 (R0x31B8) | mipi_timing_2 | dddd dddd 00dd dddd | 61452 (0xF00C) |



MT9F002: Register Reference Register Lists and Default Values

Table 4: Manufacturer Specific Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|---------------------|-----------------------------|----------------------|------------------------|
| R12730 (R0x31BA) | mipi_timing_3 | ???d dddd dddd dddd | 1291 (0x050B) |
| R12732 (R0x31BC) | mipi_timing_4 | ?d?? ???? ?ddd dddd | 9 (0x0009) |
| R12736 (R0x31C0) | hispi_timing | Oddd dddd dddd dddd | 0 (0x0000) |
| R12742 (R0x31C6) | hispi_control_status | dddd dddd dddd dddd | 32768 (0x8000) |
| R12776 (R0x31E8) | horizontal_cursor_position_ | 0000 dddd dddd dddd | 0 (0x0000) |
| R12778 (R0x31EA) | vertical_cursor_position_ | 000d dddd dddd dddd | 0 (0x0000) |
| R12780 (R0x31EC) | horizontal_cursor_width_ | 0000 dddd dddd dddd | 0 (0x0000) |
| R12782 (R0x31EE) | vertical_cursor_width_ | 000d dddd dddd dddd | 0 (0x0000) |
| R12786 (R0x31F2) | i2c_ids_mipi_default | dddd dddd dddd dddd | 28268 (0x6E6C) |
| R12796 (R0x31FC) | i2c_ids | dddd dddd dddd dddd | 12320 (0x3020) |
| R13824 (R0x3600) | p_gr_p0q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13826 (R0x3602) | p_gr_p0q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13828 (R0x3604) | p_gr_p0q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13830 (R0x3606) | p_gr_p0q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13832 (R0x3608) | p_gr_p0q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13834 (R0x360A) | p_rd_p0q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13836 (R0x360C) | p_rd_p0q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13838 (R0x360E) | p_rd_p0q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13840 (R0x3610) | p_rd_p0q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13842 (R0x3612) | p_rd_p0q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13844 (R0x3614) | p_bl_p0q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13846 (R0x3616) | p_bl_p0q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13848 (R0x3618) | p_bl_p0q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13850 (R0x361A) | p_bl_p0q3 | dddd dddd dddd dddd | 0 (0x0000) |


 MT9F002: Register Reference
 Register Lists and Default Values

Table 4: Manufacturer Specific Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|---------------------|-----------|----------------------|------------------------|
| R13852 (R0x361C) | p_bl_p0q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13854 (R0x361E) | p_gb_p0q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13856 (R0x3620) | p_gb_p0q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13858 (R0x3622) | p_gb_p0q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13860 (R0x3624) | p_gb_p0q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13862 (R0x3626) | p_gb_p0q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13888 (R0x3640) | p_gr_p1q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13890 (R0x3642) | p_gr_p1q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13892 (R0x3644) | p_gr_p1q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13894 (R0x3646) | p_gr_p1q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13896 (R0x3648) | p_gr_p1q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13898 (R0x364A) | p_rd_p1q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13900 (R0x364C) | p_rd_p1q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13902 (R0x364E) | p_rd_p1q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13904 (R0x3650) | p_rd_p1q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13906 (R0x3652) | p_rd_p1q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13908 (R0x3654) | p_bl_p1q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13910 (R0x3656) | p_bl_p1q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13912 (R0x3658) | p_bl_p1q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13914 (R0x365A) | p_bl_p1q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13916 (R0x365C) | p_bl_p1q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13918 (R0x365E) | p_gb_p1q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13920 (R0x3660) | p_gb_p1q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13922 (R0x3662) | p_gb_p1q2 | dddd dddd dddd dddd | 0 (0x0000) |


 MT9F002: Register Reference
 Register Lists and Default Values

Table 4: Manufacturer Specific Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|---------------------|-----------|----------------------|------------------------|
| R13924 (R0x3664) | p_gb_p1q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13926 (R0x3666) | p_gb_p1q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13952 (R0x3680) | p_gr_p2q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13954 (R0x3682) | p_gr_p2q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13956 (R0x3684) | p_gr_p2q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13958 (R0x3686) | p_gr_p2q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13960 (R0x3688) | p_gr_p2q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13962 (R0x368A) | p_rd_p2q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13964 (R0x368C) | p_rd_p2q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13966 (R0x368E) | p_rd_p2q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13968 (R0x3690) | p_rd_p2q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13970 (R0x3692) | p_rd_p2q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13972 (R0x3694) | p_bl_p2q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13974 (R0x3696) | p_bl_p2q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13976 (R0x3698) | p_bl_p2q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13978 (R0x369A) | p_bl_p2q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13980 (R0x369C) | p_bl_p2q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R13982 (R0x369E) | p_gb_p2q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R13984 (R0x36A0) | p_gb_p2q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R13986 (R0x36A2) | p_gb_p2q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R13988 (R0x36A4) | p_gb_p2q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R13990 (R0x36A6) | p_gb_p2q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R14016 (R0x36C0) | p_gr_p3q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R14018 (R0x36C2) | p_gr_p3q1 | dddd dddd dddd dddd | 0 (0x0000) |



MT9F002: Register Reference Register Lists and Default Values

Table 4: Manufacturer Specific Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|--------------------|-----------|----------------------|------------------------|
| R14020 (0x36C4) | p_gr_p3q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R14022 (0x36C6) | p_gr_p3q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R14024 (0x36C8) | p_gr_p3q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R14026 (0x36CA) | p_rd_p3q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R14028 (0x36CC) | p_rd_p3q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R14030 (0x36CE) | p_rd_p3q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R14032 (0x36D0) | p_rd_p3q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R14034 (0x36D2) | p_rd_p3q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R14036 (0x36D4) | p_bl_p3q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R14038 (0x36D6) | p_bl_p3q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R14040 (0x36D8) | p_bl_p3q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R14042 (0x36DA) | p_bl_p3q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R14044 (0x36DC) | p_bl_p3q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R14046 (0x36DE) | p_gb_p3q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R14048 (0x36E0) | p_gb_p3q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R14050 (0x36E2) | p_gb_p3q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R14052 (0x36E4) | p_gb_p3q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R14054 (0x36E6) | p_gb_p3q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R14080 (0x3700) | p_gr_p4q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R14082 (0x3702) | p_gr_p4q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R14084 (0x3704) | p_gr_p4q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R14086 (0x3706) | p_gr_p4q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R14088 (0x3708) | p_gr_p4q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R14090 (0x370A) | p_rd_p4q0 | dddd dddd dddd dddd | 0 (0x0000) |


 MT9F002: Register Reference
 Register Lists and Default Values

Table 4: Manufacturer Specific Register List and Default Values (continued)

1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

| Register Dec(Hex) | Name | Data Format (Binary) | Default Value Dec(Hex) |
|---------------------|----------------|----------------------|------------------------|
| R14092 (R0x370C) | p_rd_p4q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R14094 (R0x370E) | p_rd_p4q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R14096 (R0x3710) | p_rd_p4q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R14098 (R0x3712) | p_rd_p4q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R14100 (R0x3714) | p_bl_p4q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R14102 (R0x3716) | p_bl_p4q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R14104 (R0x3718) | p_bl_p4q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R14106 (R0x371A) | p_bl_p4q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R14108 (R0x371C) | p_bl_p4q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R14110 (R0x371E) | p_gb_p4q0 | dddd dddd dddd dddd | 0 (0x0000) |
| R14112 (R0x3720) | p_gb_p4q1 | dddd dddd dddd dddd | 0 (0x0000) |
| R14114 (R0x3722) | p_gb_p4q2 | dddd dddd dddd dddd | 0 (0x0000) |
| R14116 (R0x3724) | p_gb_p4q3 | dddd dddd dddd dddd | 0 (0x0000) |
| R14118 (R0x3726) | p_gb_p4q4 | dddd dddd dddd dddd | 0 (0x0000) |
| R14208 (R0x3780) | poly_sc_enable | d000 0000 0000 0000 | 0 (0x0000) |
| R14210 (R0x3782) | poly_origin_c | 000d dddd dddd dddd | 0 (0x0000) |
| R14212 (R0x3784) | poly_origin_r | 0000 dddd dddd dddd | 0 (0x0000) |
| R14272 (R0x37C0) | p_gr_q5 | dddd dddd dddd dddd | 0 (0x0000) |
| R14274 (R0x37C2) | p_rd_q5 | dddd dddd dddd dddd | 0 (0x0000) |
| R14276 (R0x37C4) | p_bl_q5 | dddd dddd dddd dddd | 0 (0x0000) |
| R14278 (R0x37C6) | p_gb_q5 | dddd dddd dddd dddd | 0 (0x0000) |
| R16120 (R0x3EF8) | dac_ld_fbias | dddd dddd dddd dddd | 57568 (0xE0E0) |



Register Descriptions

Note: Certain registers, in the address range R0x30E0 through R0x3EFE can not be written to or read from while streaming is enabled.

SMIA Configuration Register Descriptions

Table 5: SMIA Configuration Register Descriptions
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|---------------------------------|--------------|-----------|
| 0 R0x0000 | 15:0 | 0x2E01 | model_id (R/W) | N | N |
| | This register is an alias of R0x3000-1. Read-only. Can be made read/write by clearing R0x301A-B[3]. | | | | |
| 2 R0x0002 | 7:0 | 0x00 | revision_number (R/W) | N | N |
| | Aptina-assigned revision number. Read-only. Can be made read/write by clearing R0x301A-B[3]. | | | | |
| 3 R0x0003 | 7:0 | 0x06 | manufacturer_id (RO) | N | N |
| | Manufacturer ID assigned to Aptina. Read-only. Can be made read/write by clearing R0x301A-B[3]. | | | | |
| 4 R0x0004 | 7:0 | 0x0A | smia_version (RO) | N | N |
| | This register is an alias of R0x303A. Read-only. | | | | |
| 5 R0x0005 | 7:0 | 0xFF | frame_count (RO) | Y | N |
| | This register is an alias of R0x303B. Read-only. | | | | |
| 6 R0x0006 | 7:0 | 0x00 | pixel_order (RO) | N | N |
| | This register is an alias of R0x3024. Read-only. | | | | |
| 8 R0x0008 | 15:0 | 0x00A8 | data_pedestal (R/W) | N | Y |
| | This register is an alias of R0x301E-F. Read-only. Can be made read/write by clearing R0x301A-B[3]. | | | | |
| 64 R0x0040 | 7:0 | 0x01 | frame_format_model_type (RO) | N | N |
| | Type 1. 2-byte Generic Frame Format Description. Read-only. | | | | |
| 65 R0x0041 | 7:0 | 0x12 | frame_format_model_subtype (RO) | N | N |
| | Number of descriptors: 1 X (column) descriptor and two Y (row) descriptors. Read-only. | | | | |
| 66 R0x0042 | 15:0 | 0x5120 | frame_format_descriptor_0 (RO) | Y | N |
| | X descriptor: Bits[11:0] of this register reflect the current value of x_output_size[11:0]. Upper 4 bits is the pixel code; 5=Visible Pixel Data. Read-only, dynamic. | | | | |
| 68 R0x0044 | 15:0 | 0x1002 | frame_format_descriptor_1 (RO) | Y | N |
| | Y descriptor: In normal operation, returns 0x1002 to indicates that 2 rows of embedded data are present in the output image. If embedded data is disabled (by selecting the PN9 test pattern using R0x3070-1) this register will return 0x1000. Read-only. | | | | |
| 70 R0x0046 | 15:0 | 0x5CD8 | frame_format_descriptor_2 (RO) | Y | N |
| | Y descriptor: Bits[11:0] of this register reflect the current value of y_output_size[11:0]. Upper 4 bits is the pixel code; 5=Visible Pixel Data. Read-only, dynamic. | | | | |
| 72 R0x0048 | 15:0 | 0x0000 | frame_format_descriptor_3 (RO) | N | N |
| | Read-only. | | | | |
| 74 R0x004A | 15:0 | 0x0000 | frame_format_descriptor_4 (RO) | N | N |
| | Read-only. | | | | |
| 76 R0x004C | 15:0 | 0x0000 | frame_format_descriptor_5 (RO) | N | N |
| | Read-only. | | | | |
| 78 R0x004E | 15:0 | 0x0000 | frame_format_descriptor_6 (RO) | N | N |
| | Read-only. | | | | |
| 80 R0x0050 | 15:0 | 0x0000 | frame_format_descriptor_7 (RO) | N | N |
| | Read-only. | | | | |



Table 5: SMIA Configuration Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|---|---------|---------------------------------|--------------|-----------|
| 82 R0x0052 | 15:0 | 0x0000 | frame_format_descriptor_8 (RO) | N | N |
| | Read-only. | | | | |
| 84 R0x0054 | 15:0 | 0x0000 | frame_format_descriptor_9 (RO) | N | N |
| | Read-only. | | | | |
| 86 R0x0056 | 15:0 | 0x0000 | frame_format_descriptor_10 (RO) | N | N |
| | Read-only. | | | | |
| 88 R0x0058 | 15:0 | 0x0000 | frame_format_descriptor_11 (RO) | N | N |
| | Read-only. | | | | |
| 90 R0x005A | 15:0 | 0x0000 | frame_format_descriptor_12 (RO) | N | N |
| | Read-only. | | | | |
| 92 R0x005C | 15:0 | 0x0000 | frame_format_descriptor_13 (RO) | N | N |
| | Read-only. | | | | |
| 94 R0x005E | 15:0 | 0x0000 | frame_format_descriptor_14 (RO) | N | N |
| | Read-only. | | | | |
| 128 R0x0080 | 15:0 | 0x0001 | analog_gain_capability (RO) | N | N |
| | Indicates the provision of separate (per-color) analog gain control. The sensor supports both global and separate (per-color) analog gain control. Read-only. | | | | |
| 132 R0x0084 | 15:0 | 0x0008 | analog_gain_code_min (RO) | N | N |
| | Minimum gain code. Read-only. | | | | |
| 134 R0x0086 | 15:0 | 0x0FFF | analog_gain_code_max (RO) | N | N |
| | Maximum gain code. Read-only. | | | | |
| 136 R0x0088 | 15:0 | 0x0001 | analog_gain_code_step (RO) | N | N |
| | Gain code step size. Read-only. | | | | |
| 138 R0x008A | 15:0 | 0x0000 | analog_gain_type (RO) | N | N |
| | Indicates support for analog gain coding type 0 (baseline SMIA). Read-only. | | | | |
| 140 R0x008C | 15:0 | 0x0001 | analog_gain_m0 (RO) | N | N |
| | Constants for the gain equation. Read-only. | | | | |
| 142 R0x008E | 15:0 | 0x0000 | analog_gain_c0 (RO) | N | N |
| | Constants for the gain equation. Read-only. | | | | |
| 144 R0x0090 | 15:0 | 0x0000 | analog_gain_m1 (RO) | N | N |
| | Constants for the gain equation. Read-only. | | | | |
| 146 R0x0092 | 15:0 | 0x0008 | analog_gain_c1 (RO) | N | N |
| | Constants for the gain equation. Read-only. | | | | |
| 192 R0x00C0 | 7:0 | 0x01 | data_format_model_type (RO) | N | N |
| | Indicates the use of 2-byte data format. Read-only. | | | | |
| 193 R0x00C1 | 7:0 | 0x05 | data_format_model_subtype (RO) | N | N |
| | Indicates the provision of 3 data format descriptors. Read-only. | | | | |
| 194 R0x00C2 | 15:0 | 0x0C0C | data_format_descriptor_0 (RO) | N | N |
| | Indicates support for RAW10, uncompressed data format. Read-only. | | | | |
| 196 R0x00C4 | 15:0 | 0x0A0A | data_format_descriptor_1 (RO) | N | N |
| | Indicates support for RAW8 data format in which the two LSB of each 10-bit pixel data value are discarded. Read-only. | | | | |
| 198 R0x00C6 | 15:0 | 0x0808 | data_format_descriptor_2 (RO) | N | N |
| | Indicates support for RAW8 data format in which each 10-bit pixel data value is compressed to an 8-bit value. Read-only. | | | | |



Table 5: SMIA Configuration Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|---|---------|--|--------------|-----------|
| 200 R0x00C8 | 15:0 | 0x0A08 | data_format_descriptor_3 (RO) | N | N |
| | Read-only. | | | | |
| 202 R0x00CA | 15:0 | 0x0C08 | data_format_descriptor_4 (RO) | N | N |
| | Read-only. | | | | |
| 204 R0x00CC | 15:0 | 0x0000 | data_format_descriptor_5 (RO) | N | N |
| | Read-only. | | | | |
| 206 R0x00CE | 15:0 | 0x0000 | data_format_descriptor_6 (RO) | N | N |
| | Read-only. | | | | |
| 256 R0x0100 | 7:0 | 0x00 | mode_select (R/W) | Y | N |
| | This register field is an alias of R0x301A[2]. | | | | |
| 257 R0x0101 | 7:0 | 0x00 | image_orientation (R/W) | | |
| | 7:2 | X | Reserved | | |
| | 1 | 0x00 | image_orientation_vertical_flip This register field is an alias of R0x3040-1[15]. | Y | YM |
| | 0 | 0x00 | image_orientation_horizontal_mirror This register field is an alias of R0x3040-1[14]. | Y | YM |
| 259 R0x0103 | 7:0 | 0x00 | software_reset (R/W) | N | Y |
| | This register field is an alias of R0x301A-B[0]. | | | | |
| 260 R0x0104 | 7:0 | 0x00 | grouped_parameter_hold (R/W) | N | N |
| | This register field is an alias of R0x301A-B[15]. | | | | |
| 261 R0x0105 | 7:0 | 0x00 | mask_corrupted_frames (R/W) | N | Y |
| | This register field is an alias of R0x301A-B[9]. | | | | |
| 272 R0x0110 | 7:0 | 0x00 | ccp2_channel_identifier (R/W) | Y | N |
| | When the CCP2 serial pixel data interface is in use, this three-bit field supplies the DMA channel identifier that will be used within the CCP2 embedded synchronization codes. When the MIPI serial pixel data interface is in use, the low two bits of this three-bit field supply the Virtual Channel (VC) identifier in the Data Identifier (DI) byte which forms part of the short and long packet headers. | | | | |
| 273 R0x0111 | 7:0 | 0x01 | ccp2_signalling_mode (R/W) | Y | N |
| | 0: Use Data/Clock signaling on the CCP2 serial interface. 1: Use Data/Strobe signaling on the CCP2 serial interface. | | | | |
| 274 R0x0112 | 15:0 | 0x0C0C | ccp_data_format (R/W) | Y | N |
| | [7:0] = The bit-width of the compressed pixel data [15:8] = The bit-width of the uncompressed pixel data The value in this register must match one of the valid data_format_descriptor registers (R0x00C2-R0x00C7). | | | | |
| 288 R0x0120 | 7:0 | 0x00 | gain_mode (R/W) | N | N |
| | This read/write bit has no function. | | | | |
| 512 R0x0200 | 15:0 | 0x0524 | fine_integration_time (R/W) | Y | N |
| | Integration time programmed in units of pck. This register is an alias of R0x3014-5. | | | | |
| 514 R0x0202 | 15:0 | 0x0010 | coarse_integration_time (R/W) | Y | N |
| | Integration time programmed in units of line_length_pck. This register is an alias of R0x3012-3. | | | | |
| 516 R0x0204 | 15:0 | 0x000A | analog_gain_code_global (R/W) | Y | N |
| | This register is an alias of R0x3028-9. | | | | |
| 518 R0x0206 | 15:0 | 0x000A | analog_gain_code_greenr (R/W) | Y | N |
| | This register is an alias of R0x302A-B. | | | | |
| 520 R0x0208 | 15:0 | 0x000A | analog_gain_code_red (R/W) | Y | N |
| | This register is an alias of R0x302C-D. | | | | |



Table 5: SMIA Configuration Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|------|---------|---|--------------|-----------|
| 522 R0x020A | 15:0 | 0x000A | analog_gain_code_blue (R/W) | Y | N |
| | | | This register is an alias of R0x302E-F. | | |
| 524 R0x020C | 15:0 | 0x000A | analog_gain_code_greenb (R/W) | Y | N |
| | | | This register is an alias of R0x3030-1. | | |
| 526 R0x020E | 15:0 | 0x0100 | digital_gain_greenr (R/W) | Y | N |
| | | | This register is an alias of R0x3032-3. | | |
| 528 R0x0210 | 15:0 | 0x0100 | digital_gain_red (R/W) | Y | N |
| | | | This register is an alias of R0x3034-5. | | |
| 530 R0x0212 | 15:0 | 0x0100 | digital_gain_blue (R/W) | Y | N |
| | | | This register is an alias of R0x3036-7. | | |
| 532 R0x0214 | 15:0 | 0x0100 | digital_gain_greenb (R/W) | Y | N |
| | | | This register is an alias of R0x3038-9. | | |
| 768 R0x0300 | 15:0 | 0x0006 | vt_pix_clk_div (R/W) | N | Y |
| | | | Clock divisor applied to video timing system clock to generate video timing pixel clock. | | |
| 770 R0x0302 | 15:0 | 0x0001 | vt_sys_clk_div (R/W) | N | N |
| | | | Clock divisor applied to PLL output clock to generate video timing system clock. | | |
| 772 R0x0304 | 15:0 | 0x0006 | pre_pll_clk_div (R/W) | N | Y |
| | | | Clock divisor applied to EXTCLK to generate PLL input clock. | | |
| 774 R0x0306 | 15:0 | 0x00A5 | pll_multiplier (R/W) | N | Y |
| | | | Clock multiplier applied to PLL input clock. | | |
| 776 R0x0308 | 15:0 | 0x000C | op_pix_clk_div (R/W) | N | Y |
| | | | Clock divisor applied to the output system clock to generate the output pixel clock. | | |
| 778 R0x030A | 15:0 | 0x0001 | op_sys_clk_div (R/W) | N | Y |
| | | | Clock divisor applied to PLL output clock to generate output system clock. | | |
| 832 R0x0340 | 15:0 | 0x0D6A | frame_length_lines (R/W) | Y | YM |
| | | | This register is an alias of R0x300A-B. | | |
| 834 R0x0342 | 15:0 | 0x2350 | line_length_pck (R/W) | Y | YM |
| | | | This register is an alias of R0x300C-D. | | |
| 836 R0x0344 | 15:0 | 0x0090 | x_addr_start (R/W) | Y | N |
| | | | This register is an alias of R0x3004-5. | | |
| 838 R0x0346 | 15:0 | 0x0020 | y_addr_start (R/W) | Y | YM |
| | | | This register is an alias of R0x3002-5. | | |
| 840 R0x0348 | 15:0 | 0x11AF | x_addr_end (R/W) | Y | N |
| | | | This register is an alias of R0x3008-9. | | |
| 842 R0x034A | 15:0 | 0x0CF7 | y_addr_end (R/W) | Y | YM |
| | | | This register is an alias of R0x3006-7. | | |
| 844 R0x034C | 15:0 | 0x1120 | x_output_size (R/W) | Y | N |
| | | | Set X output size of displayed image. Bit[0] is read-only 0. The default value of this register is set to be consistent with the default values of x_addr_end and x_addr_start. | | |
| 846 R0x034E | 15:0 | 0x0CD8 | y_output_size (R/W) | Y | N |
| | | | Set Y output size of the displayed image. Bit[0] is read-only 0. The default value of this register is set to be consistent with the default values of y_addr_end and y_addr_start. The output image will have two additional rows containing embedded data, in accordance with the frame format descriptors. | | |
| 896 R0x0380 | 15:0 | 0x0001 | x_even_inc (RO) | N | N |
| | | | Read-only. The fixed value of 1 constrains subsampling operation to use adjacent pixels of a pixel quad. | | |



Table 5: SMIA Configuration Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|----------------------------------|--------------|-----------|
| 898 R0x0382 | 15:0 | 0x0001 | x_odd_inc (R/W) | Y | YM |
| | This register field is an alias of R0x3040-1[8:6]. | | | | |
| 900 R0x0384 | 15:0 | 0x0001 | y_even_inc (RO) | N | N |
| | Read-only. The fixed value of 1 constrains subsampling operation to use adjacent pixels of a pixel quad. | | | | |
| 902 R0x0386 | 15:0 | 0x0001 | y_odd_inc (R/W) | Y | YM |
| | This register field is an alias of R0x3040-1[5:0]. | | | | |
| 1024 R0x0400 | 15:0 | 0x0000 | scaling_mode (R/W) | Y | N |
| | 0: Disable scaler 1: Enable horizontal scaling 2: Enable horizontal and vertical scaling 3: Reserved | | | | |
| 1026 R0x0402 | 15:0 | 0x0000 | spatial_sampling (R/W) | Y | N |
| | 0: Bayer sampling 1: Co-sited sampling | | | | |
| 1028 R0x0404 | 15:0 | 0x0010 | scale_m (R/W) | Y | N |
| | Scale factor M. | | | | |
| 1030 R0x0406 | 15:0 | 0x0010 | scale_n (RO) | N | N |
| | Scale factor N. Read-only. | | | | |
| 1280 R0x0500 | 15:0 | 0x0001 | compression_mode (RO) | N | Y |
| | 0x0001: 10-bit to 8-bit compression uses the DPCM/PCM Simple Predictor algorithm. Read-only. This register controls the algorithm that is to be used for compression. The sensor only supports a single algorithm and therefore this register is read-only. This register does not control whether data compression is enabled; that is controlled by the ccp_data_format register (R0x0012-3). | | | | |
| 1536 R0x0600 | 15:0 | 0x0000 | test_pattern_mode (R/W) | N | Y |
| | This register is an alias of R0x3070-1. | | | | |
| 1538 R0x0602 | 15:0 | 0x0000 | test_data_red (R/W) | N | Y |
| | This register is an alias of R0x3072-3. | | | | |
| 1540 R0x0604 | 15:0 | 0x0000 | test_data_greenr (R/W) | N | Y |
| | This register is an alias of R0x3074-5. | | | | |
| 1542 R0x0606 | 15:0 | 0x0000 | test_data_blue (R/W) | N | Y |
| | This register is an alias of R0x3076-7. | | | | |
| 1544 R0x0608 | 15:0 | 0x0000 | test_data_greenb (R/W) | N | Y |
| | This register is an alias of R0x3078-8. | | | | |
| 1546 R0x060A | 15:0 | 0x0000 | horizontal_cursor_width (R/W) | N | N |
| | This register is an alias of R0x31EC-D. | | | | |
| 1548 R0x060C | 15:0 | 0x0000 | horizontal_cursor_position (R/W) | N | N |
| | This register is an alias of R0x31E8-9. | | | | |
| 1550 R0x060E | 15:0 | 0x0000 | vertical_cursor_width (R/W) | N | N |
| | This register is an alias of R0x31EE-F. | | | | |
| 1552 R0x0610 | 15:0 | 0x0000 | vertical_cursor_position (R/W) | N | N |
| | This register is an alias of R0x31EA-B. | | | | |



SMIA Parameter Limit Register Descriptions

Table 6: SMIA Parameter Limit Register Descriptions
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|---|------------|--|--------------|-----------|
| 4096 R0x1000 | 15:0 | 0x0001 | integration_time_capability (RO) | N | N |
| | Indicates the provision of coarse and fine integration time control. Read-only. Can be made read/write by clearing R0x301A-B[3]. | | | | |
| 4100 R0x1004 | 15:0 | 0x0000 | coarse_integration_time_min (R/W) | N | N |
| | The minimum coarse integration time. Read-only. Can be made read/write by clearing R0x301A-B[3]. | | | | |
| 4102 R0x1006 | 15:0 | 0x0001 | coarse_integration_time_max_margin (R/W) | N | N |
| | The maximum coarse integration time is (frame_length_lines - coarse_integration_time_max_margin). Read-only. Can be made read/write by clearing R0x301A-B[3]. In the sensor, this limit can be broken. The result will be a gradual degradation of frame rate. | | | | |
| 4104 R0x1008 | 15:0 | 0x0524 | fine_integration_time_min (R/W) | N | N |
| | The minimum fine integration time. Read-only. Can be made read/write by clearing R0x301A-B[3]. | | | | |
| 4106 R0x100A | 15:0 | 0x0408 | fine_integration_time_max_margin (R/W) | N | N |
| | The maximum fine integration time is (line_length_pck - fine_integration_time_max_margin). Read-only. Can be made read/write by clearing R0x301A-B[3]. | | | | |
| 4224 R0x1080 | 15:0 | 0x0001 | digital_gain_capability (RO) | N | N |
| | Indicates the provision of separate (per-color) digital gain control. Read-only. | | | | |
| 4228 R0x1084 | 15:0 | 0x0100 | digital_gain_min (RO) | N | N |
| | UPIX16. Minimum value of digital gain is 1.0. Read-only. | | | | |
| 4230 R0x1086 | 15:0 | 0x0F00 | digital_gain_max (RO) | N | N |
| | UPIX16. Maximum value of digital gain is 7.0. Read-only. | | | | |
| 4232 R0x1088 | 15:0 | 0x0100 | digital_gain_step_size (RO) | N | N |
| | UPIX16. Step size for digital gain is 1.0. Read-only. | | | | |
| 4352 R0x1100 | 31:0 | 0x40000000 | min_ext_clk_freq_mhz (RO) | N | N |
| | FLP32. Minimum external clock frequency into PLL is 2.0 MHz. Read-only. | | | | |
| 4356 R0x1104 | 31:0 | 0x42800000 | max_ext_clk_freq_mhz (RO) | N | N |
| | FLP32. Maximum external clock frequency into PLL is 64.0 MHz. Read-only. | | | | |
| 4360 R0x1108 | 15:0 | 0x0001 | min_pre_pll_clk_div (RO) | N | N |
| | Minimum clock divisor applied to PLL input clock. Read-only. | | | | |
| 4362 R0x110A | 15:0 | 0x0040 | max_pre_pll_clk_div (RO) | N | N |
| | Maximum clock divisor applied to PLL input clock. Read-only. | | | | |
| 4364 R0x110C | 31:0 | 0x40000000 | min_pll_ip_freq_mhz (RO) | N | N |
| | FLP32. Minimum clock frequency into the PFD of the PLL is 2.0 MHz. Read-only. | | | | |
| 4368 R0x1110 | 31:0 | 0x41C00000 | max_pll_ip_freq_mhz (RO) | N | N |
| | FLP32. Maximum clock frequency into the PFD of the PLL is 24 MHz. Read-only. | | | | |
| 4372 R0x1114 | 15:0 | 0x0020 | min_pll_multiplier (RO) | N | N |
| | Minimum multiplier applied by PLL. Read-only. | | | | |
| 4374 R0x1116 | 15:0 | 0x0180 | max_pll_multiplier (RO) | N | N |
| | Maximum multiplier applied by PLL. Read-only. | | | | |
| 4376 R0x1118 | 31:0 | 0x43C00000 | min_pll_op_freq_mhz (RO) | N | N |
| | FLP32. Minimum output frequency supported by the PLL is 384.0 MHz. Read-only. | | | | |
| 4380 R0x111C | 31:0 | 0x44400000 | max_pll_op_freq_mhz (RO) | N | N |
| | FLP32. Maximum output frequency supported by the PLL is 768.0 MHz. Read-only. | | | | |



Table 6: SMIA Parameter Limit Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|------|------------|--|--------------|-----------|
| 4384 R0x1120 | 15:0 | 0x0001 | min_vt_sys_clk_div (RO) Minimum divisor for the video timing sys_clk. Read-only. | N | N |
| 4386 R0x1122 | 15:0 | 0x0010 | max_vt_sys_clk_div (RO) Maximum divisor for the video timing sys_clk. Read-only. | N | N |
| 4388 R0x1124 | 31:0 | 0x41C00000 | min_vt_sys_clk_freq_mhz (RO) FLP32. Minimum frequency for the video timing sys_clk is 24.0 MHz. | N | N |
| 4392 R0x1128 | 31:0 | 0x41C00000 | max_vt_sys_clk_freq_mhz (RO) FLP32. Maximum frequency for the video timing sys_clk is 768.0 MHz. Read-only. | N | N |
| 4396 R0x112C | 31:0 | 0x4099999A | min_vt_pix_clk_freq_mhz (RO) FLP32. Minimum frequency for video timing pix_clk is 4.8 MHz. Read-only. | N | N |
| 4400 R0x1130 | 31:0 | 0x435C0000 | max_vt_pix_clk_freq_mhz (RO) FLP32. Maximum frequency for video timing pix_clk is 220.0 MHz. Read-only. | N | N |
| 4404 R0x1134 | 15:0 | 0x0004 | min_vt_pix_clk_div (RO) Minimum divisor for the video timing pix_clk. Read-only. | N | N |
| 4406 R0x1136 | 15:0 | 0x0010 | max_vt_pix_clk_div (RO) Maximum divisor for the video timing pix_clk. Read-only. | N | N |
| 4416 R0x1140 | 15:0 | 0x0094 | min_frame_length_lines (R/W) Minimum frame length. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 4418 R0x1142 | 15:0 | 0xFFFF | max_frame_length_lines (R/W) Maximum frame length. The maximum frame length is only constrained by the size of the read/write field in the frame_length_lines register (16-bits). Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 4420 R0x1144 | 15:0 | 0x0930 | min_line_length_pck (R/W) Minimum line length. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 4422 R0x1146 | 15:0 | 0xFFFFE | max_line_length_pck (R/W) Maximum line length. The maximum line length is only constrained by the size of the read/write field in the line_length_pck register (16 bits). Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 4424 R0x1148 | 15:0 | 0x0138 | min_line_blanking_pck (R/W) Minimum line blanking time. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 4426 R0x114A | 15:0 | 0x0092 | min_frame_blanking_lines (R/W) Minimum frame blanking time. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 4448 R0x1160 | 15:0 | 0x0001 | min_op_sys_clk_div (RO) Minimum divisor for the output sys_clk. Read-only. | N | N |
| 4450 R0x1162 | 15:0 | 0x0010 | max_op_sys_clk_div (RO) Maximum divisor for the output sys_clk. Read-only. | N | N |
| 4452 R0x1164 | 31:0 | 0x41C00000 | min_op_sys_clk_freq_mhz (RO) FLP32. Minimum frequency for output sys_clk is 24.0 MHz. Read-only. | N | N |
| 4456 R0x1168 | 31:0 | 0x447A0000 | max_op_sys_clk_freq_mhz (RO) FLP32. Maximum frequency for output sys_clk is 1000.0 MHz. Read-only. | N | N |
| 4460 R0x116C | 15:0 | 0x0008 | min_op_pix_clk_div (RO) Minimum divisor for output pix_clk. Read-only. | N | N |
| 4462 R0x116E | 15:0 | 0x000A | max_op_pix_clk_div (RO) Maximum divisor for output pix_clk. Read-only. | N | N |
| 4464 R0x1170 | 31:0 | 0x4019999A | min_op_pix_clk_freq_mhz (RO) FLP32. Minimum frequency for output pix_clk is 2.4 MHz. Read-only. | N | N |



Table 6: SMIA Parameter Limit Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|------|------------|--|--------------|-----------|
| 4468 R0x1174 | 31:0 | 0x42C80000 | max_op_pix_clk_freq_mhz (RO) FLP32. Maximum frequency for output pix_clk is 100.0 MHz. Read-only. | N | N |
| 4480 R0x1180 | 15:0 | 0x0018 | x_addr_min (RO) Minimum value for x_addr_start, x_addr_end. Read-only. | N | N |
| 4482 R0x1182 | 15:0 | 0x0000 | y_addr_min (RO) Minimum value for y_addr_start, y_addr_end. Read-only. | N | N |
| 4484 R0x1184 | 15:0 | 0x1227 | x_addr_max (RO) Maximum value for x_addr_start, x_addr_end. Read-only. | N | N |
| 4486 R0x1186 | 15:0 | 0x0D17 | y_addr_max (RO) Maximum value for y_addr_start, y_addr_end. Read-only. | N | N |
| 4544 R0x11C0 | 15:0 | 0x0001 | min_even_inc (RO) Minimum value for increment of even X/Y addresses when subsampling is enabled. Read-only. | N | N |
| 4546 R0x11C2 | 15:0 | 0x0001 | max_even_inc (RO) Maximum value for increment of even X/Y addresses when subsampling is enabled. Read-only. | N | N |
| 4548 R0x11C4 | 15:0 | 0x0001 | min_odd_inc (RO) Minimum value for increment of odd X/Y addresses when subsampling is enabled. Read-only. | N | N |
| 4550 R0x11C6 | 15:0 | 0x0007 | max_odd_inc (RO) Maximum value for increment of odd X/Y addresses when subsampling is enabled. Read-only. Higher increment values are supported by the sensor, but only the values 1, 3 and 7 for x_odd_inc and 1, 3, 7, 15 and 31 for y_odd_inc. A value of 3 gives 2x subsampling and a value of 7 gives 4x subsampling. | N | N |
| 4608 R0x1200 | 15:0 | 0x0002 | scaling_capability (RO) Indicates the provision of a full (horizontal and vertical) scaler. Read-only. | N | N |
| 4612 R0x1204 | 15:0 | 0x0010 | scaler_m_min (RO) Indicates the minimum M value for the scaler. Read-only. | N | N |
| 4614 R0x1206 | 15:0 | 0x0080 | scaler_m_max (RO) Indicates the maximum M value for the scaler. Read-only. | N | N |
| 4616 R0x1208 | 15:0 | 0x0010 | scaler_n_min (RO) Indicates the minimum N value for the scaler. Read-only. | N | N |
| 4618 R0x120A | 15:0 | 0x0010 | scaler_n_max (RO) Indicates the maximum N value for the scaler. Read-only. | N | N |
| 4864 R0x1300 | 15:0 | 0x0001 | compression_capability (RO) Indicates the capability for performing 10-bit to 8-bit pixel data compression. Read-only. | N | N |
| 5120 R0x1400 | 15:0 | 0x0242 | matrix_element_redinred (R/W) Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 5122 R0x1402 | 15:0 | 0xFF00 | matrix_element_greeninred (R/W) Color-correction matrix. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 5124 R0x1404 | 15:0 | 0xFFBE | matrix_element_blueinred (R/W) Color-correction matrix. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 5126 R0x1406 | 15:0 | 0xFFB4 | matrix_element_redingreen (R/W) Color-correction matrix. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 5128 R0x1408 | 15:0 | 0x0200 | matrix_element_greeningreen (R/W) Color-correction matrix. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 5130 R0x140A | 15:0 | 0xFF4D | matrix_element_blueingreen (R/W) Color-correction matrix. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |



Table 6: SMIA Parameter Limit Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|------|---------|--|--------------|-----------|
| 5132 R0x140C | 15:0 | 0xFFF1 | matrix_element_redinblue (R/W) Color-correction matrix. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 5134 R0x140E | 15:0 | 0xFF34 | matrix_element_greeninblue (R/W) Color-correction matrix. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 5136 R0x1410 | 15:0 | 0x01DC | matrix_element_blueinblue (R/W) Color-correction matrix. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |

Manufacturer Specific Register Descriptions

Table 7: Manufacturer Specific Register Description
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|------|---------|---|--------------|-----------|
| 12288 R0x3000 | 15:0 | 0x2E01 | model_id_ (R/W) Model ID. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | N |
| 12290 R0x3002 | 15:0 | 0x0020 | y_addr_start_ (R/W) The first row of visible pixels to be read out (not counting any dark rows that may be read). To move the image window, set this register to the starting Y value. | Y | YM |
| 12292 R0x3004 | 15:0 | 0x0090 | x_addr_start_ (R/W) The first column of visible pixels to be read out (not counting any dark columns that may be read). To move the image window, set this register to the starting X value. | Y | N |
| 12294 R0x3006 | 15:0 | 0x0CF7 | y_addr_end_ (R/W) The last row of visible pixels to be read out. | Y | YM |
| 12296 R0x3008 | 15:0 | 0x11AF | x_addr_end_ (R/W) The last column of visible pixels to be read out. | Y | N |
| 12298 R0x300A | 15:0 | 0x0D6A | frame_length_lines_ (R/W) The number of complete lines (rows) in the output frame. This includes visible lines and vertical blanking lines. | Y | YM |
| 12300 R0x300C | 15:0 | 0x2350 | line_length_pck_ (R/W) The number of pixel clock periods in one line (row) time. This includes visible pixels and horizontal blanking time. | Y | YM |
| 12304 R0x3010 | 15:0 | 0x0128 | fine_correction (R/W) Fine integration time correction factor. This is an offset that is applied to the programmed value of fine_integration_time such that the actual integration time matches the integration time equation. This register should not be modified under normal operation, but must be modified when binning is enabled or the internal pixel clock divider (pc_speed[2:0]) is used. | N | Y |
| 12306 R0x3012 | 15:0 | 0x0010 | coarse_integration_time_ (R/W) Integration time specified in multiples of line_length_pck_. | Y | N |
| 12308 R0x3014 | 15:0 | 0x0524 | fine_integration_time_ (R/W) Integration time specified as a number of pixel clocks. | Y | N |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|---|---------|--|--------------|-----------|
| 12310 R0x3016 | 15:0 | 0x0111 | row_speed (R/W) | | |
| | 15:11 | X | Reserved | | |
| | 10:8 | 0x0001 | row_speed_opclk_speed Slows down the output pixel clock frequency relative to the system clock frequency. A programmed value of N gives an output pixel clock period of N system clocks. Only values 1, 2 and 4 are supported. A value of 0 is illegal: it causes the clock to stop. | N | N |
| | 7 | X | Reserved | | |
| | 6:4 | 0x0001 | row_speed_opclk_delay Number of half-system-clock-cycle increments to delay the rising edge of PIXCLK relative to transitions on FRAME_VALID, LINE_VALID, and DOUT. | N | N |
| | 3 | X | Reserved | | |
| | 2:0 | 0x0001 | row_speed_pixclk_speed Slows down the internal pixel clock frequency relative to the system clock frequency. A programmed value of N gives a pixel clock period of N system clocks. Only values 1, 2 and 4 are supported. A value of 0 is illegal: it causes the clock to stop. | Y | YM |
| 12312 R0x3018 | 15:0 | 0x0000 | extra_delay (R/W) | Y | N |
| | Extra blanking inserted between frames. A programmed value of N increases the vertical blanking time by N pixel clock periods. Can be used to get a more exact frame rate. May affect the integration times of parts of the image when the integration time is less than 1 frame. | | | | |
| 12314 R0x301A | 15:0 | 0x0018 | reset_register (R/W) | | |
| | 15 | 0x0000 | reset_register_grouped_parameter_hold 0: INSERT of many of the registers is synchronized to frame start. 1: Inhibit register INSERTs; register changes will remain pending until this bit is returned to 0. When this bit is returned to 0, all pending register INSERTs will be made on the next frame start. | N | N |
| | 14 | 0x0000 | reset_register_gain_insert 1: Gain values will always take effect the following frame independent of the integration time. 0: Gain will not INSERT if an integration time change is in progress. | N | Y |
| | 13 | X | Reserved | | |
| | 12 | 0x0000 | reset_register_smia_serializer_dis This bit disables the SMIA high-speed serializer and differential output buffers. | N | N |
| | 11 | X | Reserved | | |
| | 10 | 0x0000 | reset_register_restart_bad 1: A restart is forced any time a bad frame is detected. This can shorten the delay when waiting for a good frame, since the delay for masking out a bad frame will be the integration time rather than the full-frame time. | N | N |
| | 9 | 0x0000 | reset_register_mask_bad 0: The sensor will produce bad (corrupted) frames as a result of some register changes. 1: Bad (corrupted) frames are masked within the sensor by extending the vertical blanking time for the duration of the bad frame. | N | N |
| | 8 | 0x0000 | reset_register_gpi_en 0: The primary input buffers associated with the GPIO, GPI1, GPI2, GPI3 inputs are powered down and the GPI cannot be used. 1: The input buffers are enabled and can be read through R0x3026-7. | N | N |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|------|---------|---|--------------|-----------|
| | 7 | 0x0000 | reset_register_parallel_en 0: The parallel data interface (DOUT[9:0], LINE_VALID, FRAME_VALID, and PIXCLK) is disabled and the outputs are placed in a high-impedance state. 1: The parallel data interface is enabled. The output signals can be switched between a driven and a high-impedance state using output-enable control. | N | N |
| | 6 | 0x0000 | reset_register_drive_pins 0: The parallel data interface (DOUT[9:0], LINE_VALID, FRAME_VALID, and PIXCLK) may enter a high-impedance state (depending upon the configuration of R0x3026). 1: The parallel data interface is driven. This bit is "don't-care" unless bit[7]=1. | N | N |
| | 5 | 0x0000 | Reserved | | |
| | 4 | 0x0001 | reset_register_stdby_eof 0: Transition to standby is synchronized to the end of a sensor row readout (held off until LINE_VALID has fallen). 1: Transition to standby is synchronized to the end of a frame. | N | Y |
| | 3 | 0x0001 | reset_register_lock_reg Many SMIA registers that are specified as read-only are actually implemented as read/write registers. Clearing this bit allows writing to such registers. | N | N |
| | 2 | 0x0000 | reset_register_stream 1: Places the sensor in streaming mode. 0: Places the sensor in a low power mode. The result of clearing this bit depends upon the operating mode of the sensor. Entry and exit from streaming mode can also be controlled from the signal interface. | Y | N |
| | 1 | 0x0000 | reset_register_restart This bit always reads as 0. Setting this bit causes the sensor to truncate the current frame at the end of the current row and start resetting (integrating) the first row. The delay before the first valid frame is read out is equal to the integration time. | N | Y |
| | 0 | 0x0000 | reset_register_reset This bit always reads as 0. Setting this bit initiates a reset sequence: the frame being generated will be truncated. | N | Y |
| 12316 R0x301C | 7:0 | 0x00 | mode_select_ (R/W) This bit is an alias of R0x301A-B[2]. | Y | N |
| 12317 R0x301D | 7:0 | 0x00 | image_orientation_ (R/W) | | |
| | 7:2 | X | Reserved | | |
| | 1 | 0x00 | image_orientation_vert_flip This bit is an alias of R0x3040[15]. | Y | YM |
| | 0 | 0x00 | image_orientation_horiz_mirror This bit is an alias of R0x3040[14]. | Y | YM |
| 12318 R0x301E | 15:0 | 0x00A8 | data_pedestal_ (R/W) Constant offset that is added to the ADC output for all visible pixels in order to set the black level to a value greater than 0. Read-only. Can be made read/write by clearing R0x301A-B[3]. | N | Y |
| 12321 R0x3021 | 7:0 | 0x00 | software_reset_ (R/W) This bit is an alias of R0x301A-B[0]. | N | Y |
| 12322 R0x3022 | 7:0 | 0x00 | grouped_parameter_hold_ (R/W) This bit is an alias of R0x301A-B[15]. | N | N |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|------------------------------|--------------|-----------|
| 12323 R0x3023 | 7:0 | 0x00 | mask_corrupted_frames_ (R/W) | N | N |
| | This bit is an alias of R0x301A-B[9]. | | | | |
| 12324 R0x3024 | 7:0 | 0x00 | pixel_order_ (RO) | N | N |
| | 00: First row is GreenR/Red, first pixel is GreenR 01: First row is GreenR/Red, first pixel is Red 02: First row is Blue/GreenB, first pixel is Blue 03: First row is Blue/GreenB, first pixel is GreenB The value in this register changes as a function of R0x3040[1:0]. | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|-------|---------|---|--------------|-----------|
| 12326 R0x3026 | 15:0 | 0xFFFF | gpi_status (R/W) | | |
| | 15:13 | 0x0007 | gpi_status_standby_pin_select Associate the standby function with an active-high input pin 0: Associate with GPIO 1: Associate with GPI1 2: Associate with GPI2 3: Associate with GPI3 4-6: Reserved 7: Standby function cannot be controlled by any pin Must be set to 7 if reset[8]=0. | N | N |
| | 12:10 | 0x0007 | gpi_status_oe_n_pin_select Associate the output-enable function with an active-low input pin 0: Associate with GPIO 1: Associate with GPI1 2: Associate with GPI2 3: Associate with GPI3 4-6: Reserved 7: Output-enable function is not controlled by any pin Must be set to 7 if reset[8]=0. | N | N |
| | 9:7 | 0x0007 | gpi_status_trigger_pin_select Associate the trigger function with an active-high input pin 0: Associate with GPIO 1: Associate with GPI1 2: Associate with GPI2 3: Associate with GPI3 4-6: Reserved 7: Trigger function is not controlled by any pin Must be set to 7 if R0x301A-B[8]=0. | N | N |
| | 6:4 | 0x0007 | gpi_status_saddr_pin_select Associate the SADDR function with an active-high input pin 0: Associate with GPIO 1: Associate with GPI1 2: Associate with GPI2 3: Associate with GPI3 4-6: Reserved 7: SADDR function is not controlled by any pin Must be set to 7 if R0x301A-B[8]=0. | N | N |
| | 3 | RO | gpi_status_gpi3 Read-only. Return the current state of the GPI3 input pin. Invalid if R0x301A-B[8]=0. | N | N |
| | 2 | RO | gpi_status_gpi2 Read-only. Return the current state of the GPI2 input pin. Invalid if R0x301A-B[8]=0. | N | N |
| | 1 | RO | gpi_status_gpi1 Read-only. Return the current state of the GPI1 input pin. Invalid if R0x301A-B[8]=0. | N | N |
| | 0 | RO | gpi_status_gpi0 Read-only. Return the current state of the GPIO input pin. Invalid if R0x301A-B[8]=0. | N | N |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|---|---------|--|--------------|-----------|
| 12328 R0x3028 | 15:0 | 0x000A | analog_gain_code_global_ (R/W) | Y | N |
| | Writing a gain code to this register is equivalent to writing that code to each of the 4 color-specific gain code registers. Reading from this register returns the value most recently written to the analog_gain_code_greenR register. | | | | |
| 12330 R0x302A | 15:0 | 0x000A | analog_gain_code_greenr_ (R/W) | Y | N |
| | The gain code written to this register set the gain for green pixels on red/green rows of the pixel array, except for bits [11:10], which contain the column amp gain code for Red. | | | | |
| 12332 R0x302C | 15:0 | 0x000A | analog_gain_code_red_ (R/W) | Y | N |
| | The gain code written to this register set the gain for red pixels, except for bits [11:10], which set the column amp gain code for Green_Red | | | | |
| 12334 R0x302E | 15:0 | 0x000A | analog_gain_code_blue_ (R/W) | Y | N |
| | The gain code written to this register set the gain for blue pixels, except for bits [11:0], which set the Colamp gain for Green_Blue | | | | |
| 12336 R0x3030 | 15:0 | 0x000A | analog_gain_code_greenb_ (R/W) | Y | N |
| | The gain code written to this register set the gain for green pixels on blue/green rows of the pixel array, except for bits [11:10], which set the column amp gain for color Blue. | | | | |
| 12338 R0x3032 | 15:0 | 0x0100 | digital_gain_greenr_ (R/W) | Y | N |
| | Digital gain applied to green pixels on red/green rows of the pixel array. The value is an unsigned 8.8 fixed-point format. Bits [10:8] are significant and are an alias of R0x3056[14:12]. | | | | |
| 12340 R0x3034 | 15:0 | 0x0100 | digital_gain_red_ (R/W) | Y | N |
| | Digital gain applied to red pixels of the pixel array. The value is an unsigned 8.8 fixed-point format. Bits [10:8] are significant and are an alias of R0x305A[14:12]. | | | | |
| 12342 R0x3036 | 15:0 | 0x0100 | digital_gain_blue_ (R/W) | Y | N |
| | Digital gain applied to blue pixels of the pixel array. The value is an unsigned 8.8 fixed-point format. Bits [10:8] are significant and are an alias of R0x3058[14:12]. | | | | |
| 12344 R0x3038 | 15:0 | 0x0100 | digital_gain_greenb_ (R/W) | Y | N |
| | Digital gain applied to green pixels on blue/green rows of the pixel array. The value is an unsigned 8.8 fixed-point format. Bits [10:8] are significant and are an alias of R0x305C[14:12]. | | | | |
| 12346 R0x303A | 7:0 | 0x0A | smia_version_ (RO) | N | N |
| | Return the value 10 to indicates an implementation of revision 1.0 of the SMIA specification. Read-only. | | | | |
| 12347 R0x303B | 7:0 | 0xFF | frame_count_ (RO) | Y | N |
| | In the soft standby state this counter is set to 0xFF. In streaming state this counter increments by 1 (modulo 255) at the start of each frame. The counter is incremented for both good frames and bad (corrupted) frames - its behavior is not affected by the state of R0x301A-B[9] (mask_corrupted_frames). After entry to the streaming state, the first frame will show a frame count of 0x01 in its embedded data. Read-only. | | | | |
| 12348 R0x303C | 15:0 | 0x0000 | frame_status (RO) | | |
| | 15:2 | X | Reserved | | |
| | 1 | RO | frame_status_standby This bit tells you whether the sensor is in standby state. Can be polled after standby is entered to see when the real low-power state is entered; which can happen at the end of row or frame depending on bit 0x301A[4]. | N | N |
| | 0 | RO | frame_status_framesync Set on register write and reset on frame synchronization. Acts as debug flag to verify that register writes completed before last frame synchronization. | N | N |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|-------|---------|---|--------------|-----------|
| 12352 R0x3040 | 15:0 | 0x0041 | read_mode (R/W) | | |
| | 15 | 0x0000 | read_mode_vert_flip 0: Normal readout 1: Readout is flipped (mirrored) vertically so that the row specified by y_addr_end_ is read out of the sensor first. Setting this bit will change the Bayer pixel order (see R0x3024). | Y | YM |
| | 14 | 0x0000 | read_mode_horiz_mirror 0: Normal readout 1: Readout is mirrored horizontally so that the column specified by x_addr_end_ is read out of the sensor first. Setting this bit will change the Bayer pixel order (see R0x3024). | Y | YM |
| | 13:12 | X | Reserved | | |
| | 11 | 0x0000 | read_mode_x_bin_en Enable analog binning in X (column) direction. When this bit is set, y_odd_inc must be set to 1 and x_odd_inc must be set to 3 for column binning or 7 for column skipping and binning, along with other register changes. | Y | N |
| | 10 | 0x0000 | read_mode_xy_bin_en Enable analog binning in X and Y (column and row) directions. When this bit is set, both x_odd_inc and y_odd_inc must be set to 3 for binning or 7 for binning and skipping, along with other changes. | Y | N |
| | 9 | X | Reserved | | |
| | 8:6 | 0x0001 | read_mode_x_odd_inc Increment applied to odd addresses in X (column) direction. 1: Normal readout 3: Read out alternate pixel pairs to halve the amount of horizontal data in a frame. 7: Read out 1 of 4 pixel pairs to reduce read out 1/4 the amount of pixels. | Y | YM |
| | 5:0 | 0x0001 | read_mode_y_odd_inc Increment applied to odd addresses in Y (row) direction. 1: Normal readout 3: Read out alternate pixel pairs to halve the amount of vertical data in a frame. 7: Read out 1 of 4 pixel pairs to read out 1/4 the amount of pixels. 15: Read out 1 out of 8 pixel pairs to read out 1/8 the amount of pixels. 31: Read out 1 out of 16 pixel pairs to read out 1/16 the amount of pixels. 63: Read out 1 out of 32 pixel pairs to read out 1/32 the amount of pixels. | Y | YM |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|---|--|--|--------------|-----------|
| 12358 R0x3046 | 15:0 | 0x0608 | flash (R/W) | | |
| | 15 | RO | flash_strobe Reflects the current state of FLASH output signal. Read-only | N | N |
| | 14 | RO | flash_triggered Indicates that the flash output signal was asserted for the current frame | N | N |
| | 13 | 0x0000 | flash_xenon_flash Enable Xenon flash. When this bit is set, the FLASH output signal will assert for the programmed period (0x3048) during vertical blanking. This is achieved by keeping the integration time equal to one frame, and the pulse width less than the vertical blanking time. | Y | N |
| | 12:11 | 0x0000 | flash_frame_delay Flash pulse delay measured in frames. | N | N |
| | 10 | 0x0001 | flash_end_of_reset 1: In Xenon mode, the flash is triggered after resetting a frame. 0: In Xenon mode, the flash is triggered after a frame readout. | N | N |
| | 9 | 0x0001 | flash_every_frame 1: Flash should be enabled every frame. 0: Flash should be enabled for 1 frame only. | N | N |
| | 8 | 0x0000 | flash_led_flash Enable LED flash. When this bit is set, the FLASH output signal will assert before the start of the resetting of a frame and will remain asserted until the end of the frame readout. | Y | Y |
| | 7 | 0x0000 | flash_invert_flash Invert flash output signal. When this bit is set, the FLASH output signal will be active low. | N | N |
| | 6:5 | X | Reserved | | |
| | 4 | 0x0000 | flash_trigger_timed Not used | N | N |
| 3:0 | 0x0008 | flash_scale scale the flash count down counter with $2^{(\text{flash_scale}+1)}$ | N | N | |
| 12360 R0x3048 | 15:0 | 0x0008 | flash_count (R/W) | | |
| | Length of flash pulse when Xenon flash is enabled. The value specifies the length in units of 256 x PIXCLK cycle increments (by default, PIXCLK = system_clock). When the Xenon count is set to its maximum value (0xFFFF), the flash pulse will automatically be truncated before the readout of the first row, giving the longest pulse possible. | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|--------------------------------|-------|---------|--|--------------|-----------|
| 12374 ROx3056 | 15:0 | 0x1050 | green1_gain (R/W) | Y | N |
| | 15:12 | 0x0001 | green1_gain_digital_gain Green1 Digital Gain. Legal values 1-15. | Y | N |
| | 11:10 | 0x0000 | green1_gain_colamp_gain Gain = 2^gain[11:10] | Y | N |
| | 9:7 | 0x0000 | green1_gain_analog_gain_3 Gain3: 2^gain[9:7] 000: 1x gain 001: 2x gain Bits 9:8 must be set to 0x00 for optimal analog signal chain performance. | Y | N |
| | 6:0 | 0x0050 | green1_gain_analog_gain_2 Gain2(ASC2_fine_gain): gain[6:0]/64 //fine precision up to ~2x gain in steps of (1/64) | Y | N |
| Total ASC gain = Gain2 x Gain3 | | | | | |
| 12376 ROx3058 | 15:0 | 0x1050 | blue_gain (R/W) | | |
| | 15:12 | 0x0001 | blue_gain_digital_gain Blue Digital Gain. Legal values 1-15. | Y | N |
| | 11:10 | 0x0000 | blue_gain_colamp_gain Gain [11:10] = 00: 1x gain | Y | N |
| | 9:7 | 0x0000 | blue_gain_analog_gain_3 Gain3: 2^gain[9:7] 000: 1x gain 001: 2x gain Bits 9:8 must be set to 0x00 for optimal analog signal chain performance. | Y | N |
| | 6:0 | 0x0050 | blue_gain_analog_gain_2 Gain2(ASC2_fine_gain): gain[6:0]/64 //fine precision up to ~2x gain in steps of (1/64) | Y | N |
| 12378 ROx305A | 15:0 | 0x1050 | red_gain (R/W) | | |
| | 15:12 | 0x0001 | red_gain_digital_gain Red Digital Gain. Legal values 1-15. | Y | N |
| | 11:10 | 0x0000 | red_gain_colamp_gain Gain [11:10] = 00: 1x gain | Y | N |
| | 9:7 | 0x0000 | red_gain_analog_gain_3 Gain3: 2^gain[9:7] 000: 1x gain 001: 2x gain Bits 9:8 must be set to 0x00 for optimal analog signal chain performance. | Y | N |
| | 6:0 | 0x0050 | red_gain_analog_gain_2 Gain2(ASC2_fine_gain): gain[6:0]/64 //fine precision up to ~2x gain in steps of (1/64) | Y | N |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|--|-------|---------|--|--------------|-----------|
| 12380 ROx305C | 15:0 | 0x1050 | green2_gain (R/W) | | |
| | 15:12 | 0x0001 | green2_gain_digital_gain Green2 Digital Gain. Legal values 1-15. | Y | N |
| | 11:10 | 0x0000 | green2_gain_colamp_gain Gain [11:10] = 00: 1x gain | Y | N |
| | 9:7 | 0x0000 | green2_gain_analog_gain_3 Gain3: 2^gain[9:7] 000: 1x gain 001: 2x gain Bits 9:8 must be set to 0x00 for optimal analog signal chain performance. | Y | N |
| | 6:0 | 0x0050 | green2_gain_analog_gain_2 Gain2(ASC2_fine_gain): gain[6:0]/64 //fine precision up to ~2x gain in steps of (1/64) | Y | N |
| 12382 ROx305E | 15:0 | 0x1050 | global_gain (R/W) | | |
| | 15:12 | 0x0001 | global_gain_digital_gain Digital gain 1x to 15x | Y | N |
| | 11:10 | 0x0000 | global_gain_colamp_gain Gain [11:10] = 00: 1x gain | Y | N |
| | 9:7 | 0x0000 | global_gain_analog_gain_3 Gain3: 2^gain[9:7] 000: 1x gain 001: 2x gain Bits9:8 must be set to 0x00 for optimal analog signal chain performance. | Y | N |
| | 6:0 | 0x0050 | global_gain_analog_gain_2 Gain2(ASC2_fine_gain): gain[6:0]/64 //fine precision up to ~2x gain in steps of (1/64) | Y | N |
| Writing a gain to this register is equivalent to writing that code to each of the 4 color-specific gain registers. Reading from this register returns the value most recently written to the green1_gain register. | | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|------|---------|---|--------------|-----------|
| 12394 R0x306A | 15:0 | 0x0000 | datapath_status (RO) | | |
| | 15:6 | X | Reserved | | |
| | 5 | RO | Reserved | | |
| | 4 | 0x0000 | datapath_status_line_length_mismatch A fatal error occurred because the line length of the pixel data that the MIPI serializer expected to transmit did not match the line length set by X_OUTPUT_SIZE. The most likely reason for this error is that the clocking is configured incorrectly or that some register values that should remain static were changed while the sensor was in its streaming system state. | N | N |
| | 3 | 0x0000 | datapath_status_frameover A fatal error occurred because a new frame started before the current frame had completed. The usual reason for this is that the Y_OUTPUT_SIZE has been set too large so that the sensor output is still padding the frame with rows of undefined pixel data when the next frame starts. An alternative reason is that clock ratio between the VT clock domain and the OP clock domain does not allow sufficient time for the OP domain to complete a frame before the next frame starts. The first step in avoiding this error is to set Y_OUTPUT_SIZE so that it matches the number of rows generated from the pixel array (Y_ADDR_END - Y_ADDR_START + 1, taking into account any sub-sampling/binning and any scaling). If the error remains, the next step is to increase FRAME_LENGTH_LINES. | N | N |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|---|------|---------|---|--------------|-----------|
| | 2 | 0x0000 | <p>datapath_status_lineover</p> <p>A fatal error occurred because the sensor output was unable to generate a full line of pixel data in the time budget provided by the setting of LINE_LENGTH_PCK and the vt_pix_clk period.</p> <p>The usual reason for this is that the X_OUTPUT_SIZE has been set too large so that the sensor output is still padding the row with undefined pixel data when the next row starts. An alternative reason is that clock ratio between the VT clock domain and the OP clock domain does not allow sufficient time for the OP domain to complete a row before the next row starts. The first step in avoiding this error is to set X_OUTPUT_SIZE so that it matches the number of pixels generated from the pixel array (X_ADDR_END - X_ADDR_START + 1, taking into account any sub-sampling/binning and any scaling). If the error remains, the next step is to increase LINE_LENGTH_PCK.</p> <p>If the odp clock rate and x_output_size do not allow an output line to be generated within the time allowed by line_length_pck, the "line time exceeded" error will be flagged. The general solution to this error is first to reduce x_output_size to match the size of the frame being generated by the sensor_core and then (if necessary) increase line_length_pck to allow time for the output line.</p> <p>Once this bit is set, you must clear the condition that caused the error then write a 1 to this bit position to clear it.</p> | N | N |
| | 1 | 0x0000 | <p>datapath_status_fifo_overflow</p> <p>A fatal error occurred because the output FIFO overflowed. The FIFO is sized to accommodate a full-length line from the pixel array, so this error can only occur when X_OUTPUT_SIZE is unnecessarily large, or when the ratio between the VT and OP clock domains has been set incorrectly. The first step in avoiding this error is to set X_OUTPUT_SIZE so that it matches the number of rows generated from the pixel array (X_ADDR_END - X_ADDR_START + 1, taking into account any sub-sampling/binning and any scaling).</p> | N | N |
| | 0 | 0x0000 | <p>datapath_status_fifo_underflow</p> <p>This fatal error condition is flagged if the output FIFO detects a data underflow.</p> | N | N |
| <p>This register flags fatal error conditions associated with incorrect configuration of the sensor. Once any bit in this register has been set, behavior of the sensor is UNDEFINED and a reset may be required to restore correct operation. All bits are cleared automatically on the transition from the software standby system state to the streaming system state.</p> | | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|-------|---------|---|--------------|-----------|
| 12398 R0x306E | 15:0 | 0x9080 | datapath_select (R/W) | | |
| | 15:13 | 0x0004 | datapath_select_slew_rate_ctrl_parallel Selects the slew (edge) rate for the DOUT[9:0], SHUTTER, FRAME_VALID, LINE_VALID and FLASH outputs. Only affects SHUTTER and FLASH outputs when parallel data output is disabled. The value 7 results in the fastest edge rates on these signals. Slowing down the edge rate can reduce ringing and electromagnetic emissions. | N | N |
| | 12:10 | 0x0004 | datapath_select_slew_rate_ctrl_pixclk Selects the slew (edge) rate for the PIXCLK output. Has no effect when parallel data output is disabled. The value 7 results in the fastest edge rates on this signal. Slowing down the edge rate can reduce ringing and electromagnetic emissions. | N | N |
| | 9:8 | X | Reserved | | |
| | 7 | RO | datapath_select_profile SMIA Profile Mode: 0: Profile 0 1: Profile 1/2 (this bit is read-only) | N | N |
| | 6 | 0x0000 | Reserved | | |
| | 5 | 0x0000 | Reserved | | |
| | 4 | 0x0000 | datapath_select_true_bayer Enables true Bayer scaling mode. | N | N |
| | 3:2 | X | Reserved | | |
| | 1:0 | 0x0000 | datapath_select_special_line_valid 00: Normal behavior of LINE_VALID 01: LINE_VALID is driven continuously (continue generating LINE_VALID during vertical blanking) 10: LINE_VALID is driven continuously as LINE_VALID XOR FRAME_VALID | N | N |
| 12400 R0x3070 | 15:0 | 0x0000 | test_pattern_mode_ (R/W) 0: Normal operation: Generate output data from pixel array 1: Solid color test pattern. 2: 100% color bar test pattern 3: Fade to grey color bar test pattern 4: PN9 Link integrity test pattern 256: Walking 1s test pattern (10-bit) 257: Walking 1s test pattern (8-bit) other = Reserved. | | |
| 12402 R0x3072 | 15:0 | 0x0000 | test_data_red_ (R/W) The value for red pixels in the Bayer data used for the solid color test pattern and the test cursors. | | |
| 12404 R0x3074 | 15:0 | 0x0000 | test_data_greenr_ (R/W) The value for green pixels in red/green rows of the Bayer data used for the solid color test pattern and the test cursors. | | |
| 12406 R0x3076 | 15:0 | 0x0000 | test_data_blue_ (R/W) The value for blue pixels in the Bayer data used for the solid color test pattern and the test cursors. | | |
| 12408 R0x3078 | 15:0 | 0x0000 | test_data_greenb_ (R/W) The value for green pixels in blue/green rows of the Bayer data used for the solid color test pattern and the test cursors. | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|-------------------------|--------------|-----------|
| 12410 R0x307A | 15:0 | 0x0000 | test_raw_mode (R/W) | N | N |
| | 15:2 | X | Reserved | | |
| | 1 | 0x0000 | Reserved | | |
| | 0 | 0x0000 | Reserved | | |
| 12448 R0x30A0 | 15:0 | 0x0001 | x_even_inc_ (RO) | | |
| | Read-only. | | | | |
| 12450 R0x30A2 | 15:0 | 0x0001 | x_odd_inc_ (R/W) | Y | YM |
| | This register field is an alias of R0x3040[8:6] | | | | |
| 12452 R0x30A4 | 15:0 | 0x0001 | y_even_inc_ (RO) | | |
| | Read-only. | | | | |
| 12454 R0x30A6 | 15:0 | 0x0001 | y_odd_inc_ (R/W) | Y | YM |
| | This register field is an alias of R0x3040[5:0] | | | | |
| 12456 R0x30A8 | 15:0 | 0x1080 | calib_green1_asc1 (R/W) | | |
| | <p>Calibration target and offset register for green1 pixels in ASC1. Green1 pixels share rows with red pixels. The value in the register depends on the rd_calib_sel setting in calib_control:</p> <p>00: Analog offset calibration value represented as a two's complement signed 8-bit value (if [8] is clear, the offset is positive and the magnitude is given by [7:0]. If [8] is set, the offset is negative and the magnitude is given by not([7:0]) + 1). If R0x30C0[0] = 0, this register is read-only and returns the current value computed by the offset calibration algorithm. If R0x30C0[0] = 1, this register is read/write, and can be used to set the calibration offset manually.</p> <p>01: Dark average. Average of the offset calibration pixels used by the offset calibration algorithm.</p> <p>10: Target value. Corresponds to the ADC code the offset calibration pixels should correspond to.</p> <p>11: Undefined.</p> | | | | |
| 12458 R0x30AA | 15:0 | 0x1080 | calib_blue_asc1 (R/W) | N | Y |
| | <p>Calibration target and offset register for blue pixels in ASC1. The value in the register depends on the rd_calib_sel setting in calib_control:</p> <p>00: Analog offset calibration value represented as a two's complement signed 8-bit value (if [8] is clear, the offset is positive and the magnitude is given by [7:0]. If [8] is set, the offset is negative and the magnitude is given by not([7:0]) + 1). If R0x30C0[0] = 0, this register is read-only and returns the current value computed by the offset calibration algorithm. If R0x30C0[0] = 1, this register is read/write, and can be used to set the calibration offset manually.</p> <p>01: Dark average. Average of the offset calibration pixels used by the offset calibration algorithm.</p> <p>10: Target value. Corresponds to the ADC code the offset calibration pixels should correspond to.</p> <p>11: Undefined.</p> | | | | |
| 12460 R0x30AC | 15:0 | 0x1080 | calib_red_asc1 (R/W) | N | Y |
| | <p>Calibration target and offset register for red pixels in ASC1. The value in the register depends on the rd_calib_sel setting in calib_control:</p> <p>00: Analog offset calibration value represented as a two's complement signed 8-bit value (if [8] is clear, the offset is positive and the magnitude is given by [7:0]. If [8] is set, the offset is negative and the magnitude is given by not([7:0]) + 1). If R0x30C0[0] = 0, this register is read-only and returns the current value computed by the offset calibration algorithm. If R0x30C0[0] = 1, this register is read/write, and can be used to set the calibration offset manually.</p> <p>01: Dark average. Average of the offset calibration pixels used by the offset calibration algorithm.</p> <p>10: Target value. Corresponds to the ADC code the offset calibration pixels should correspond to.</p> <p>11: Undefined.</p> | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|---|------|---------|-------------------------|--------------|-----------|
| 12462 R0x30AE | 15:0 | 0x1080 | calib_green2_asc1 (R/W) | N | Y |
| <p>Calibration target and offset register for green2 pixels in ASC1. Green2 pixels share rows with blue pixels. The value in the register depends on the rd_calib_sel setting in calib_control:</p> <p>00: Analog offset calibration value represented as a two's complement signed 8-bit value (if [8] is clear, the offset is positive and the magnitude is given by [7:0]. If [8] is set, the offset is negative and the magnitude is given by not([7:0]) + 1). If R0x30C0[0] = 0, this register is read-only and returns the current value computed by the offset calibration algorithm. If R0x30C0[0] = 1, this register is read/write, and can be used to set the calibration offset manually.</p> <p>01: Dark average. Average of the offset calibration pixels used by the offset calibration algorithm.</p> <p>10: Target value. Corresponds to the ADC code the offset calibration pixels should correspond to.</p> <p>11: Undefined.</p> | | | | | |
| 12476 R0x30BC | 15:0 | 0x1000 | calib_global (R/W) | N | Y |
| <p>When written all calib_<color><0/1> registers are INSERTd (with the same value), when read value of calib_greenR (asc0) is returned.</p> | | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--------|--|---|--------------|-----------|
| 12480 R0x30C0 | 15:0 | 0x0120 | calib_control (R/W) | N | Y |
| | 15:14 | X | Reserved | | |
| | 13 | 0x0000 | calib_control_force_recalc | N | Y |
| | 12 | 0x0000 | calib_control_recalculate When this bit is set, the offset calibration algorithm is triggered. This bit is write - 1 but always reads back as 0. | Y | N |
| | 11:10 | 0x0000 | calib_control_rd_calib_sel Selects what to read back from the calib_<color>* registers: 00: Offset calibration value. 01: Dark average. 10: Target. 11: Undefined. | N | N |
| | 9:8 | 0x0001 | calib_control_rapid_step Factor to multiply offset calibration algorithm loop gain by: 00: 1x (default) 01: 2x 10: 4x 11: 0.5x | N | N |
| | 7 | 0x0000 | calib_control_rapid_enable Not used. | N | Y |
| | 6:4 | 0x0002 | calib_control_rapid_samples Number of samples used in the rapid offset calibration algorithm (after removing 1 max and 1 min pixel values per 8 used pixels). 000: 8 samples 001: 16 samples 010: 32 samples 011: 64 samples 100: 128 samples 101: 256 samples | N | Y |
| | 3 | 0x0000 | calib_control_same_asc When this bit is set, values of the same color independent of which ASC they correspond to will be used to generate the offset calibration setting. | N | Y |
| | 2 | 0x0000 | calib_control_same_redblue When this bit is set, the same calibration value will be used for red and blue pixels: Calib blue = calib red. | N | Y |
| | 1 | 0x0000 | calib_control_same_green When this bit is set, the same calibration value will be used for all green pixels: Calib green2: calib green1. | N | Y |
| 0 | 0x0000 | calib_control_manual_override 0: Normal operation 1: Override automatic offset calibration values with values programmed into R0x30C2-R0x30C8 and R0x30A8-R0x30AE. | N | Y | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|---|------|---------|-----------------------|--------------|-----------|
| 12482 R0x30C2 | 15:0 | 0x1080 | calib_green1 (R/W) | | |
| <p>Calibration target and offset register for green1 pixels in ASC0. Green1 pixels share rows with red pixels. The value in the register depends on the rd_calib_sel setting in calib_control:</p> <p>00: Analog offset calibration value represented as a two's complement signed 8-bit value (if [8] is clear, the offset is positive and the magnitude is given by [7:0]. If [8] is set, the offset is negative and the magnitude is given by not([7:0]) + 1). If R0x30C0[0] = 0, this register is read-only and returns the current value computed by the offset calibration algorithm. If R0x30C0[0] = 1, this register is read/write, and can be used to set the calibration offset manually.</p> <p>01: Dark average. Average of the offset calibration pixels used by the offset calibration algorithm.</p> <p>10: Target value. Corresponds to the ADC code the offset calibration pixels should correspond to.</p> <p>11: Undefined.</p> | | | | | |
| 12484 R0x30C4 | 15:0 | 0x1080 | calib_blue (R/W) | N | Y |
| <p>Calibration target and offset register for blue pixels in ASC0. The value in the register depends on the rd_calib_sel setting in calib_control:</p> <p>00: Analog offset calibration value represented as a two's complement signed 8-bit value (if [8] is clear, the offset is positive and the magnitude is given by [7:0]. If [8] is set, the offset is negative and the magnitude is given by not([7:0]) + 1). If R0x30C0[0] = 0, this register is read-only and returns the current value computed by the offset calibration algorithm. If R0x30C0[0] = 1, this register is read/write, and can be used to set the calibration offset manually.</p> <p>01: Dark average. Average of the offset calibration pixels used by the offset calibration algorithm.</p> <p>10: Target value. Corresponds to the ADC code the offset calibration pixels should correspond to.</p> <p>11: Undefined.</p> | | | | | |
| 12486 R0x30C6 | 15:0 | 0x1080 | calib_red (R/W) | | |
| <p>Calibration target and offset register for red pixels in ASC0. The value in the register depends on the rd_calib_sel setting in calib_control:</p> <p>00: Analog offset calibration value represented as a two's complement signed 8-bit value (if [8] is clear, the offset is positive and the magnitude is given by [7:0]. If [8] is set, the offset is negative and the magnitude is given by not([7:0]) + 1). If R0x30C0[0] = 0, this register is read-only and returns the current value computed by the offset calibration algorithm. If R0x30C0[0] = 1, this register is read/write, and can be used to set the calibration offset manually.</p> <p>01: Dark average. Average of the offset calibration pixels used by the offset calibration algorithm.</p> <p>10: Target value. Corresponds to the ADC code the offset calibration pixels should correspond to.</p> <p>11: Undefined.</p> | | | | | |
| 12488 R0x30C8 | 15:0 | 0x1080 | calib_green2 (R/W) | N | Y |
| <p>Calibration target and offset register for green2 pixels in ASC0. Green2 pixels share rows with blue pixels. The value in the register depends on the rd_calib_sel setting in calib_control:</p> <p>00: Analog offset calibration value represented as a two's complement signed 8-bit value (if [8] is clear, the offset is positive and the magnitude is given by [7:0]. If [8] is set, the offset is negative and the magnitude is given by not([7:0]) + 1). If R0x30C0[0] = 0, this register is read-only and returns the current value computed by the offset calibration algorithm. If R0x30C0[0] = 1, this register is read/write, and can be used to set the calibration offset manually.</p> <p>01: Dark average. Average of the offset calibration pixels used by the offset calibration algorithm.</p> <p>10: Target value. Corresponds to the ADC code the offset calibration pixels should correspond to.</p> <p>11: Undefined.</p> | | | | | |
| 12520 R0x30E8 | 15:0 | 0x0000 | ctx_control_reg (R/W) | N | N |
| | 15 | 0x0000 | Reserved | | |
| | 14:4 | X | Reserved | | |
| | 3:0 | 0x0000 | Reserved | | |
| set the initial address value of the register context switching ram. | | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|--|--------|--------------------|--------------------------|--------------|-----------|
| 12522 R0x30EA | 15:0 | 0x0000 | ctx_wr_data_reg (R/W) | N | N |
| <p>First control word: [15:8] = 1111_1000 (fixed) = 0xF8 [7:4] = Number of Contexts - this set the number of values (contexts) to store for each register address. A value of 0 indicates 1 context. You have two contexts, so this should be 0x1. [3:0] = upper address value. This set the value of A15:A12 of the register address that will be stored in the ram. For 0x30E8, this will be 0x3. So the value of the first control word should be 0xF813 (not 0xF823).</p> <p>Second control word: [15:11] = C4:C0, Number of contiguous registers (address values increment by a value of 2): since you have 2 (0x3056, 0x3058), this value (in binary) is 0001_0 (0000_0 is zero) - as you have.</p> <p>[10:0] = A11:A1 - set the remaining values of the register address. (A0 is always 0 since address values must be even.)</p> | | | | | |
| 12524 R0x30EC | 15:0 | 0x0000 | ctx_rd_data_reg (R/W) | N | N |
| 12526 R0x30EE | 15:0 | 0x0020 | dark_control3 (R/W) | N | N |
| Scaling factor to row-wise noise correction coefficient | | | | | |
| 12600 R0x3138 | 15:0 | 0x4460 | otpm_tcfg_read_4b (R/W) | N | N |
| 12608 R0x3140 | 15:0 | 0x2174 | otpm_cfg (R/W) | N | N |
| | 15:14 | X | Reserved | | |
| | 13:11 | 0x0004 | npix_idac_code | N | N |
| | 10 | 0x0000 | npix_en_vaa | N | N |
| | 9:8 | 0x0001 | npix_vln_code | N | N |
| | 7:3 | 0x000E | npix_vdac_cmpr_code | N | N |
| 2:0 | 0x0004 | npix_vdac_bst_code | N | N | |
| 12634 R0x315A | 15:0 | 0x0000 | global_flash_start (R/W) | N | Y |
| <p>If global_seq_trigger[2]=1 (Global Flash enabled) and global_seq_trigger[6]=1 (Use Flash Start), when a Global Reset sequence is triggered, the FLASH output signal will be pulsed during the integration phase of the Global Reset sequence. The start of the FLASH pulse is determined by global_flash_start. If global_flash_start < global_rst_end, the FLASH pulse will only be asserted at a fixed delay after global_rst_end. The FLASH output will not be asserted if global_flash_start > global_read_start.</p> | | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|-------|---------|--|--------------|-----------|
| 12638 R0x315E | 15:0 | 0x0000 | global_seq_trigger (R/W) | | |
| | 15:12 | 0x0000 | global_seq_trigger_bulb_trig_scale If global_seq_trigger[1]=1 (Global Bulb enabled) when a Global Reset sequence is triggered and global_seq_trigger[10]=1 (Bulb Trigger Timer), the end of the integration phase is determined by Bulb Trigger Count and global_seq_trigger[15:12] (Bulb Trigger Scale). Bulb Trigger Scale determines the number of cycles per count: 00: 256 cycles per count 01: 1024 cycles per count 10: 64 cycles per count 11: 1 cycle per count | N | N |
| | 11 | X | Reserved | | |
| | 10 | 0x0000 | global_seq_trigger_bulb_trig_tmr If global_seq_trigger[1]=1 (Global Bulb enabled) when a Global Reset sequence is triggered this bits determines how the integration time is controlled: 0: The end of the integration phase is controlled by the level of trigger (global_seq_trigger[0], or the associated GPI input). 1: The end of the integration phase is determined by Bulb Trigger Count and global_seq_trigger[15:12] (Bulb Trigger Scale). | N | Y |
| | 9 | RO | global_seq_trigger_grst_rd Read-Only. Global reset read sequence indicator. | N | N |
| | 8 | RO | global_seq_trigger_grst_seq Read-only. Global reset sequence indicator. | N | N |
| | 7 | 0x0000 | global_seq_trigger_flash_sync When this bit is set, the flash output in global reset bulb mode will start after the falling edge of the global reset trigger signal. | N | Y |
| | 6 | 0x0000 | global_seq_trigger_use_flash_start When this bit is set, the start of the FLASH pulse is determined by global_flash_start. | N | Y |
| | 5:4 | 0x0000 | global_seq_trigger_global_scale Decoded value (lets call it global_scale_factor) of this field is used as the step size for duration of integration time/shutter starting from end of row reset phase of Global reset. The field is decoded as 0: 512 1: 2048 2: 128 3: 32 I.E. For integration time, of A value of N of the 24-bit field {global_read_start2[7:0], global_read_start[15:0]} gives an assertion time of (N - global_reset_end[15:0])* global_scale_factor / vt_pix_clk_freq_mhz timed from the end of row reset phase of Global reset. | N | N |
| | 3 | X | Reserved | | |
| | 2 | 0x0000 | global_seq_trigger_global_flash 0: When a Global Reset sequence is triggered, the FLASH output will remain negated. 1: When a Global Reset sequence is triggered, the FLASH output will pulse during the integration phase. | N | Y |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|---|-------|---------|--|--------------|-----------|
| 12640 R0x3160 | 15:0 | 0x00EC | global_rst_end (R/W) | | |
| Controls the duration of the global reset row reset phase. A value of N gives a duration of $N * 512 / vt_pix_clk_freq_mhz$. | | | | | |
| 12642 R0x3162 | 15:0 | 0x0317 | global_shutter_start (R/W) | N | N |
| Bits 15-0 of a 24-bit value that controls the delay before the assertion of the SHUTTER output during a global reset sequence. A value of N of the 24-bit field {global_shutter_start2[7:0], global_shutter_start} gives an assertion time of $(N - global_reset_end[15:0]) * global_scale_factor / vt_pix_clk_freq_mhz$ timed from the end of row reset phase of Global reset. | | | | | |
| 12644 R0x3164 | 15:0 | 0x0000 | global_shutter_start2 (R/W) | N | N |
| Bits 23-16 of a 24-bit value that controls the delay before the assertion of the SHUTTER output during a global reset sequence. A value of N of the 24-bit field {global_shutter_start2[7:0], global_shutter_start} gives an assertion time of $(N - global_reset_end[15:0]) * global_scale_factor / vt_pix_clk_freq_mhz$ timed from the end of row reset phase of Global reset. | | | | | |
| 12646 R0x3166 | 15:0 | 0x0327 | global_read_start (R/W) | | |
| Bits 15-0 of a 24-bit value that controls the delay before the start of the global reset readout phase (equivalent to the end of global reset integration phase). A value of N of the 24-bit field {global_read_start2[7:0], global_read_start[15:0]} gives an assertion time of $(N - global_reset_end[15:0]) * global_scale_factor / vt_pix_clk_freq_mhz$ timed from the end of row reset phase of Global reset. | | | | | |
| 12648 R0x3168 | 15:0 | 0x0000 | global_read_start2 (R/W) | N | N |
| Bits 23-16 of a 24-bit value that controls the delay before the start of the global reset readout phase (equivalent to the end of global reset integration phase). A value of N of the 24-bit field {global_read_start2[7:0], global_read_start[15:0]} gives an assertion time of $(N - global_reset_end[15:0]) * global_scale_factor / vt_pix_clk_freq_mhz$ timed from the end of row reset phase of Global reset. | | | | | |
| 12650 R0x316A | 15:0 | 0x0000 | dac_rstlo (R/W) | N | N |
| 12664 R0x3178 | 15:0 | 0x0000 | analog_control5 (R/W) | N | N |
| | 15 | X | Reserved | | |
| | 14 | 0x0000 | analog_control5_diag_shift_cntrl Diagonal shift control. Shifts diagonally only - see shift control documentation | N | N |
| | 13:12 | 0x0000 | Reserved | | |
| | 11 | 0x0000 | Reserved | | |
| | 10:9 | 0x0000 | Reserved | | |
| | 8 | 0x0000 | Reserved | | |
| | 7:6 | 0x0000 | Reserved | | |
| | 5:4 | 0x0000 | Reserved | | |
| | 3:2 | 0x0000 | Reserved | | |
| | 1 | 0x0000 | Reserved | | |
| | 0 | 0x0000 | analog_control5_auto_shift_ctrl_enable Set this bit to enable auto shift mode #1 or #2. | N | N |
| 12704 R0x31A0 | 15:0 | 0x0201 | serial_format_descriptor_0 (RO) | N | N |
| The value of this descriptor Indicates that a single-lane MIPI interface is available on this device. | | | | | |
| 12706 R0x31A2 | 15:0 | 0x0202 | serial_format_descriptor_1 (RO) | | |
| The value of this descriptor Indicates that a dual-lane MIPI interface is available on this device. | | | | | |
| 12708 R0x31A4 | 15:0 | 0x0204 | serial_format_descriptor_2 (RO) | | |
| The value of this descriptor Indicates that a quad-lane MIPI interface is available on this device. | | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|-------|---------|--|--------------|-----------|
| 12710 R0x31A6 | 15:0 | 0x0301 | serial_format_descriptor_3 (RO) The value of this descriptor Indicates that it is unused. | | |
| 12712 R0x31A8 | 15:0 | 0x0302 | serial_format_descriptor_4 (RO) The value of this descriptor Indicates that it is unused. | | |
| 12714 R0x31AA | 15:0 | 0x0304 | serial_format_descriptor_5 (RO) The value of this descriptor Indicates that it is unused. | | |
| 12716 R0x31AC | 15:0 | 0x0000 | serial_format_descriptor_6 (RO) The value of this descriptor Indicates that it is unused. | | |
| 12718 R0x31AE | 15:0 | 0x0304 | serial_format (R/W) When the serial interface is enabled (reset_register[12]=0), this register controls which serial interface is in use. Any non-zero serial_format_descriptor value is a legal value for this register. The upper byte of this register (interface type) is read-only. The lower byte is read/write. | | |
| 12720 R0x31B0 | 15:0 | 0x0071 | frame_preamble (R/W) This timing value, expressed in op_pix_clk periods, must be large enough to allow the MIPI wakeup and start-of-frame short packet to be transmitted before the start of a frame of pixel data. The default value should be correct for most applications. Too small a value will result in an INSUFFICIENT_FRAME_PREAMBLE error being flagged in the DATAPATH_STATUS register. | N | N |
| 12722 R0x31B2 | 15:0 | 0x0042 | line_preamble (R/W) This timing value, expressed in op_pix_clk periods, must be large enough to allow the MIPI long packet header to be transmitted before the start of a line of pixel data. The default value should be correct for most applications. Too small a value will result in an INSUFFICIENT_LINE_PREAMBLE error being flagged in the DATAPATH_STATUS register. | | |
| 12724 R0x31B4 | 15:0 | 0x3966 | mipi_timing_0 (R/W) | N | N |
| | 15:12 | 0x0003 | t_hs_prepare Time (in clk cycles) to drive LP-00 before entering HS data transmission mode | N | N |
| | 11:8 | 0x0009 | mipi_timing_0_t_hs_zero_ Time, in op_pix_clk periods, to drive HS-0 before the sync sequence | N | N |
| | 7:4 | 0x0006 | mipi_timing_0_t_hs_trail_ Time, in op_pix_clk periods, to drive flipped differential state after last payload data bit of an HS transmission burst | N | N |
| | 3:0 | 0x0006 | mipi_timing_0_t_clk_trail_ Time, in op_pix_clk periods, to drive HS differential state after last payload clock bit of an HS transmission burst | N | N |
| 12726 R0x31B6 | 15:0 | 0x1216 | mipi_timing_1 (R/W) | N | N |
| | 15:12 | RO | mipi_timing_1_clk_prepare Reserved. Read as 0 | N | N |
| | 11:6 | 0x0008 | mipi_timing_1_t_hs_exit Time, in op_pix_clk periods, to drive LP-11 after HS burst | N | N |
| | 5:0 | 0x0016 | mipi_timing_1_t_clk_zero Minimum time, in op_pix_clk periods, to drive HS-0 on clock lane before starting clock | N | N |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|--|--------------|-----------|
| 12728 R0x31B8 | 15:0 | 0xF00C | mipi_timing_2 (R/W) | N | N |
| | 15:12 | 0x000F | t_bgap bandgap settling time. This is the top 4 bits of a 5-bit register. The LSB is tied to 1. | N | N |
| | 11:8 | 0x0000 | mipi_timing_2_t_clk_pre Time, in op_pix_clk periods, to drive the HS clock before any data lane might start up | N | N |
| | 7:6 | X | Reserved | | |
| | 5:0 | 0x000C | mipi_timing_2_t_clk_post Time, in op_pix_clk periods, to drive the HS clock after the data lane has gone into low-power mode | N | N |
| 12730 R0x31BA | 15:0 | 0x050B | mipi_timing_3 (R/W) | | |
| | 15:13 | RO | mipi_timing_3_reserved Reserved. Read as 0 | N | N |
| | 12:7 | 0x000A | mipi_timing_3_t_lpx Time, in op_pix_clk periods, of any low-power state period | N | N |
| | 6:0 | 0x000B | mipi_timing_3_t_wake_up Time to recover from ultra low-power mode (ULPM). ULPM is exited by applying a mark state for $(8192) * T_WAKE_UP * op_pix_clk$ | N | N |
| 12732 R0x31BC | 15:0 | 0x0009 | mipi_timing_4 (R/W) | N | N |
| | 15 | RO | mipi_timing_4_reserved_1 Reserved. Read as 0 | N | N |
| | 14 | 0x0000 | mipi_heavy_lp_load control of phy heavy_lp_load pin | N | N |
| | 13:7 | RO | mipi_timing_4_reserved_0 Reserved. Read as 0 | N | N |
| | 6:0 | 0x0009 | mipi_timing_4_t_init Initialization time when first entering stop state (LP-11) after powerup or reset. LP-11 is transmitted for a minimum of $(1024) * T_INIT * op_pix_clk$. | N | N |
| 12736 R0x31C0 | 15:0 | 0x0000 | hispi_timing (R/W) | N | N |
| | 15 | X | Reserved | | |
| | 14:12 | 0x0000 | hispi_timing_clock_del Delay applied to the clock lane in 1/8 unit interval (UI) steps. | N | N |
| | 11:9 | 0x0000 | hispi_timing_data3_del Delay applied to Data Lane 3 in 1/8 unit interval (UI) steps. | N | N |
| | 8:6 | 0x0000 | hispi_timing_data2_del Delay applied to Data Lane 2 in 1/8 unit interval (UI) steps. | N | N |
| | 5:3 | 0x0000 | hispi_timing_data1_del Delay applied to Data Lane 1 in 1/8 unit interval (UI) steps. | N | N |
| | 2:0 | 0x0000 | hispi_timing_data0_del Delay applied to Data Lane 0 in 1/8 unit interval (UI) steps. | N | N |
| | <p>Within the HiSPi PHY there is a DLL connected to the clock lane and each data lane, which acts as a control master for the output delay buffers. This additional delay allows the user to increase the setup or hold time at the receiver circuits and can be used to compensate for skew introduced in PCB design.</p> <p>If the DLL timing adjustment is not required, the data and clock lane delay settings should be set to a default code of 0x000 to reduce jitter, skew, and power dissipation.</p> | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|--|---|--|--|--------------|-----------|
| 12742 R0x31C6 | 15:0 | 0x8000 | hispi_control_status (R/W) | N | N |
| | 15 | 0x0001 | Reserved | | |
| | 14 | 0x0000 | Reserved | | |
| | 13 | X | Reserved | | |
| | 12 | 0x0000 | Reserved | | |
| | 11:10 | 0x0000 | mode_select_mipi Will select the HiSPi output protocol: 'b00: hispiS "Streaming" 'b01: hispiSP "Packetized" | N | N |
| | 9 | 0x0000 | Reserved | | |
| | 8 | 0x0000 | Reserved | | |
| | 7 | 0x0000 | test_enable When asserted, the test pattern is output through the HiSPi PHY interface. | N | N |
| | 6:4 | 0x0000 | test_mode Define the test mode to be applied if the test mode is enabled. 0= Transmit a constant 0 on all enabled data lanes. 1= Transmit a constant 1 on all enabled data lanes. 2= Transmit a square wave at half the serial data rate on all enabled data lanes. 3=Transmit a square wave at the pixel rate on all enabled data lanes. 4= Transmit a continuous sequence of pseudo random data, with no SAV code, copied on all enabled data lanes. 5= Replace data from the sensor with a known sequence (SMIA defined pn9) copied on all enabled data lanes. | N | N |
| | 3 | 0x0000 | blanking_data_enable = 0 the default pattern (constant 1) is output during horizontal and vertical blanking periods = 1 the pattern defined by the 'blanking_data' input is output during horizontal and vertical blanking periods NOTE: used for hispiS 'Streaming' mode | N | N |
| | 2 | 0x0000 | streaming_mode = 0, data will be transmitted in 'packetized' format when hispiSP protocol is selected = 1, data will be transmitted in 'streaming' format when hispiSP protocol is selected Not relevant when hispi_mode_sel[1:0] is not set to 2' | N | N |
| 1 | 0x0000 | output_msb_first Output MSB first | N | N | |
| 0 | 0x0000 | vert_left_bar_en An optional filler code of "1" may be padded after the sync code. When filler codes are enabled, the receiver must window the received image to eliminate first 4 data words (columns per PHYs). | N | N | |
| HiSPi Control status for the output PHY. | | | | | |
| 12776 R0x31E8 | 15:0 | 0x0000 | horizontal_cursor_position_ (R/W) | | |
| | Specify the start row for the test cursor. | | | | |
| 12778 R0x31EA | 15:0 | 0x0000 | vertical_cursor_position_ (R/W) | | |
| | Specify the start column for the test cursor. | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|--|------|---------|--------------------------------|--------------|-----------|
| 12780 R0x31EC | 15:0 | 0x0000 | horizontal_cursor_width_ (R/W) | | |
| Specify the width, in rows, of the horizontal test cursor. A width of 0 disables the cursor. | | | | | |
| 12782 R0x31EE | 15:0 | 0x0000 | vertical_cursor_width_ (R/W) | | |
| Specify the width, in columns, of the vertical test cursor. A width of 0 disables the cursor. | | | | | |
| 12786 R0x31F2 | 15:0 | 0x6E6C | i2c_ids_mipi_default (R/W) | N | N |
| Programmable two-wire serial interface slave addresses for MIPI operation. | | | | | |
| 12796 R0x31FC | 15:0 | 0x3020 | i2c_ids (R/W) | N | N |
| Two-wire serial interface (I2C) addresses. | | | | | |
| 13824 R0x3600 | 15:0 | 0x0000 | p_gr_p0q0 (R/W) | N | N |
| P0 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | | |
| 13826 R0x3602 | 15:0 | 0x0000 | p_gr_p0q1 (R/W) | N | N |
| P0 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | | |
| 13828 R0x3604 | 15:0 | 0x0000 | p_gr_p0q2 (R/W) | | |
| P0 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | | |
| 13830 R0x3606 | 15:0 | 0x0000 | p_gr_p0q3 (R/W) | N | N |
| P0 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | | |
| 13832 R0x3608 | 15:0 | 0x0000 | p_gr_p0q4 (R/W) | | |
| P0 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | | |
| 13834 R0x360A | 15:0 | 0x0000 | p_rd_p0q0 (R/W) | | |
| P0 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | | |
| 13836 R0x360C | 15:0 | 0x0000 | p_rd_p0q1 (R/W) | N | N |
| P0 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | | |
| 13838 R0x360E | 15:0 | 0x0000 | p_rd_p0q2 (R/W) | N | N |
| P0 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | | |
| 13840 R0x3610 | 15:0 | 0x0000 | p_rd_p0q3 (R/W) | | |
| P0 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | | |
| 13842 R0x3612 | 15:0 | 0x0000 | p_rd_p0q4 (R/W) | N | N |
| P0 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | | |
| 13844 R0x3614 | 15:0 | 0x0000 | p_bl_p0q0 (R/W) | N | N |
| P0 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | | |
| 13846 R0x3616 | 15:0 | 0x0000 | p_bl_p0q1 (R/W) | N | N |
| P0 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|------|---------|--|--------------|-----------|
| 13848 R0x3618 | 15:0 | 0x0000 | p_bl_p0q2 (R/W) | N | N |
| | | | P0 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | |
| 13850 R0x361A | 15:0 | 0x0000 | p_bl_p0q3 (R/W) | N | N |
| | | | P0 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | |
| 13852 R0x361C | 15:0 | 0x0000 | p_bl_p0q4 (R/W) | N | N |
| | | | P0 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | |
| 13854 R0x361E | 15:0 | 0x0000 | p_gb_p0q0 (R/W) | N | N |
| | | | P0 coefficient for Q0 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | |
| 13856 R0x3620 | 15:0 | 0x0000 | p_gb_p0q1 (R/W) | | |
| | | | P0 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | |
| 13858 R0x3622 | 15:0 | 0x0000 | p_gb_p0q2 (R/W) | | |
| | | | P0 coefficient for Q2 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | |
| 13860 R0x3624 | 15:0 | 0x0000 | p_gb_p0q3 (R/W) | | |
| | | | P0 coefficient for Q3 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | |
| 13862 R0x3626 | 15:0 | 0x0000 | p_gb_p0q4 (R/W) | | |
| | | | P0 coefficient for Q4 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | |
| 13888 R0x3640 | 15:0 | 0x0000 | p_gr_p1q0 (R/W) | | |
| | | | P1 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | |
| 13890 R0x3642 | 15:0 | 0x0000 | p_gr_p1q1 (R/W) | | |
| | | | P1 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | |
| 13892 R0x3644 | 15:0 | 0x0000 | p_gr_p1q2 (R/W) | | |
| | | | P1 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | |
| 13894 R0x3646 | 15:0 | 0x0000 | p_gr_p1q3 (R/W) | | |
| | | | P1 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | |
| 13896 R0x3648 | 15:0 | 0x0000 | p_gr_p1q4 (R/W) | | |
| | | | P1 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | |
| 13898 R0x364A | 15:0 | 0x0000 | p_rd_p1q0 (R/W) | | |
| | | | P1 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | |
| 13900 R0x364C | 15:0 | 0x0000 | p_rd_p1q1 (R/W) | | |
| | | | P1 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|-----------------|--------------|-----------|
| 13902 R0x364E | 15:0 | 0x0000 | p_rd_p1q2 (R/W) | N | N |
| | P1 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 13904 R0x3650 | 15:0 | 0x0000 | p_rd_p1q3 (R/W) | N | N |
| | P1 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 13906 R0x3652 | 15:0 | 0x0000 | p_rd_p1q4 (R/W) | N | N |
| | P1 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 13908 R0x3654 | 15:0 | 0x0000 | p_bl_p1q0 (R/W) | N | N |
| | P1 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13910 R0x3656 | 15:0 | 0x0000 | p_bl_p1q1 (R/W) | N | N |
| | P1 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13912 R0x3658 | 15:0 | 0x0000 | p_bl_p1q2 (R/W) | N | N |
| | P1 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13914 R0x365A | 15:0 | 0x0000 | p_bl_p1q3 (R/W) | N | N |
| | P1 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13916 R0x365C | 15:0 | 0x0000 | p_bl_p1q4 (R/W) | N | N |
| | P1 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13918 R0x365E | 15:0 | 0x0000 | p_gb_p1q0 (R/W) | N | N |
| | P1 coefficient for Q0 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 13920 R0x3660 | 15:0 | 0x0000 | p_gb_p1q1 (R/W) | N | N |
| | P1 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 13922 R0x3662 | 15:0 | 0x0000 | p_gb_p1q2 (R/W) | | |
| | P1 coefficient for Q2 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 13924 R0x3664 | 15:0 | 0x0000 | p_gb_p1q3 (R/W) | | |
| | P1 coefficient for Q3 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 13926 R0x3666 | 15:0 | 0x0000 | p_gb_p1q4 (R/W) | | |
| | P1 coefficient for Q4 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 13952 R0x3680 | 15:0 | 0x0000 | p_gr_p2q0 (R/W) | | |
| | P2 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 13954 R0x3682 | 15:0 | 0x0000 | p_gr_p2q1 (R/W) | | |
| | P2 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|-----------------|--------------|-----------|
| 13956 R0x3684 | 15:0 | 0x0000 | p_gr_p2q2 (R/W) | | |
| | P2 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 13958 R0x3686 | 15:0 | 0x0000 | p_gr_p2q3 (R/W) | | |
| | P2 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 13960 R0x3688 | 15:0 | 0x0000 | p_gr_p2q4 (R/W) | N | N |
| | P2 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 13962 R0x368A | 15:0 | 0x0000 | p_rd_p2q0 (R/W) | | |
| | P2 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 13964 R0x368C | 15:0 | 0x0000 | p_rd_p2q1 (R/W) | | |
| | P2 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 13966 R0x368E | 15:0 | 0x0000 | p_rd_p2q2 (R/W) | N | N |
| | P2 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 13968 R0x3690 | 15:0 | 0x0000 | p_rd_p2q3 (R/W) | N | N |
| | P2 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 13970 R0x3692 | 15:0 | 0x0000 | p_rd_p2q4 (R/W) | N | N |
| | P2 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 13972 R0x3694 | 15:0 | 0x0000 | p_bl_p2q0 (R/W) | | |
| | P2 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13974 R0x3696 | 15:0 | 0x0000 | p_bl_p2q1 (R/W) | N | N |
| | P2 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13976 R0x3698 | 15:0 | 0x0000 | p_bl_p2q2 (R/W) | N | N |
| | P2 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13978 R0x369A | 15:0 | 0x0000 | p_bl_p2q3 (R/W) | | |
| | P2 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13980 R0x369C | 15:0 | 0x0000 | p_bl_p2q4 (R/W) | N | N |
| | P2 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 13982 R0x369E | 15:0 | 0x0000 | p_gb_p2q0 (R/W) | N | N |
| | P2 coefficient for Q0 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 13984 R0x36A0 | 15:0 | 0x0000 | p_gb_p2q1 (R/W) | N | N |
| | P2 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|-----------------|--------------|-----------|
| 13986 R0x36A2 | 15:0 | 0x0000 | p_gb_p2q2 (R/W) | N | N |
| | P2 coefficient for Q2 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 13988 R0x36A4 | 15:0 | 0x0000 | p_gb_p2q3 (R/W) | N | N |
| | P2 coefficient for Q3 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 13990 R0x36A6 | 15:0 | 0x0000 | p_gb_p2q4 (R/W) | N | N |
| | P2 coefficient for Q4 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14016 R0x36C0 | 15:0 | 0x0000 | p_gr_p3q0 (R/W) | N | N |
| | P3 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14018 R0x36C2 | 15:0 | 0x0000 | p_gr_p3q1 (R/W) | N | N |
| | P3 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14020 R0x36C4 | 15:0 | 0x0000 | p_gr_p3q2 (R/W) | N | N |
| | P3 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14022 R0x36C6 | 15:0 | 0x0000 | p_gr_p3q3 (R/W) | N | N |
| | P3 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14024 R0x36C8 | 15:0 | 0x0000 | p_gr_p3q4 (R/W) | N | N |
| | P3 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14026 R0x36CA | 15:0 | 0x0000 | p_rd_p3q0 (R/W) | N | N |
| | P3 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 14028 R0x36CC | 15:0 | 0x0000 | p_rd_p3q1 (R/W) | N | N |
| | P3 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 14030 R0x36CE | 15:0 | 0x0000 | p_rd_p3q2 (R/W) | N | N |
| | P3 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 14032 R0x36D0 | 15:0 | 0x0000 | p_rd_p3q3 (R/W) | N | N |
| | P3 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 14034 R0x36D2 | 15:0 | 0x0000 | p_rd_p3q4 (R/W) | N | N |
| | P3 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 14036 R0x36D4 | 15:0 | 0x0000 | p_bl_p3q0 (R/W) | N | N |
| | P3 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 14038 R0x36D6 | 15:0 | 0x0000 | p_bl_p3q1 (R/W) | N | N |
| | P3 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|-----------------|--------------|-----------|
| 14040 R0x36D8 | 15:0 | 0x0000 | p_bl_p3q2 (R/W) | N | N |
| | P3 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 14042 R0x36DA | 15:0 | 0x0000 | p_bl_p3q3 (R/W) | N | N |
| | P3 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 14044 R0x36DC | 15:0 | 0x0000 | p_bl_p3q4 (R/W) | N | N |
| | P3 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 14046 R0x36DE | 15:0 | 0x0000 | p_gb_p3q0 (R/W) | N | N |
| | P3 coefficient for Q0 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14048 R0x36E0 | 15:0 | 0x0000 | p_gb_p3q1 (R/W) | N | N |
| | P3 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14050 R0x36E2 | 15:0 | 0x0000 | p_gb_p3q2 (R/W) | N | N |
| | P3 coefficient for Q2 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14052 R0x36E4 | 15:0 | 0x0000 | p_gb_p3q3 (R/W) | N | N |
| | P3 coefficient for Q3 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14054 R0x36E6 | 15:0 | 0x0000 | p_gb_p3q4 (R/W) | N | N |
| | P3 coefficient for Q4 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14080 R0x3700 | 15:0 | 0x0000 | p_gr_p4q0 (R/W) | N | N |
| | P4 coefficient for Q0 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14082 R0x3702 | 15:0 | 0x0000 | p_gr_p4q1 (R/W) | N | N |
| | P4 coefficient for Q1 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14084 R0x3704 | 15:0 | 0x0000 | p_gr_p4q2 (R/W) | N | N |
| | P4 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14086 R0x3706 | 15:0 | 0x0000 | p_gr_p4q3 (R/W) | N | N |
| | P4 coefficient for Q3 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14088 R0x3708 | 15:0 | 0x0000 | p_gr_p4q4 (R/W) | N | N |
| | P4 coefficient for Q4 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels. | | | | |
| 14090 R0x370A | 15:0 | 0x0000 | p_rd_p4q0 (R/W) | N | N |
| | P4 coefficient for Q0 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 14092 R0x370C | 15:0 | 0x0000 | p_rd_p4q1 (R/W) | N | N |
| | P4 coefficient for Q1 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|-------------------|--|---------|---|--------------|-----------|
| 14094 R0x370E | 15:0 | 0x0000 | p_rd_p4q2 (R/W) | N | N |
| | P4 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 14096 R0x3710 | 15:0 | 0x0000 | p_rd_p4q3 (R/W) | N | N |
| | P4 coefficient for Q3 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 14098 R0x3712 | 15:0 | 0x0000 | p_rd_p4q4 (R/W) | N | N |
| | P4 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels. | | | | |
| 14100 R0x3714 | 15:0 | 0x0000 | p_bl_p4q0 (R/W) | N | N |
| | P4 coefficient for Q0 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 14102 R0x3716 | 15:0 | 0x0000 | p_bl_p4q1 (R/W) | N | N |
| | P4 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 14104 R0x3718 | 15:0 | 0x0000 | p_bl_p4q2 (R/W) | N | N |
| | P4 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 14106 R0x371A | 15:0 | 0x0000 | p_bl_p4q3 (R/W) | N | N |
| | P4 coefficient for Q3 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 14108 R0x371C | 15:0 | 0x0000 | p_bl_p4q4 (R/W) | N | N |
| | P4 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels. | | | | |
| 14110 R0x371E | 15:0 | 0x0000 | p_gb_p4q0 (R/W) | N | N |
| | P4 coefficient for Q0 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14112 R0x3720 | 15:0 | 0x0000 | p_gb_p4q1 (R/W) | N | N |
| | P4 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14114 R0x3722 | 15:0 | 0x0000 | p_gb_p4q2 (R/W) | N | N |
| | P4 coefficient for Q2 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14116 R0x3724 | 15:0 | 0x0000 | p_gb_p4q3 (R/W) | N | N |
| | P4 coefficient for Q3 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14118 R0x3726 | 15:0 | 0x0000 | p_gb_p4q4 (R/W) | N | N |
| | P4 coefficient for Q4 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels. | | | | |
| 14208 R0x3780 | 15:0 | 0x0000 | poly_sc_enable (R/W) | N | N |
| | 15 | 0x0000 | poly_sc_en Turn on shading correction. | N | N |
| | 14:0 | X | Reserved | | |
| | When the poly_sc_en bit is set, polynomial function is generated and the stream of pixels is corrected. When not set, data is bypassed. | | | | |
| 14210 R0x3782 | 15:0 | 0x0000 | poly_origin_c (R/W) | N | N |
| | Origin of polynomial function: applied as offset to X (col) coordinate of pixel. | | | | |



Table 7: Manufacturer Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

| Register Dec(Hex) | Bits | Default | Name | Frame Sync'd | Bad Frame |
|--|------|---------|---------------------|--------------|-----------|
| 14212 R0x3784 | 15:0 | 0x0000 | poly_origin_r (R/W) | N | N |
| Origin of polynomial function: applied as offset to Y (row) coordinate of pixel. | | | | | |
| 14272 R0x37C0 | 15:0 | 0x0000 | p_gr_q5 (R/W) | N | N |
| Parameter for parabolic roll-off algorithm for greenR pixels. | | | | | |
| 14274 R0x37C2 | 15:0 | 0x0000 | p_rd_q5 (R/W) | N | N |
| Parameter for parabolic roll-off algorithm for red pixels. | | | | | |
| 14276 R0x37C4 | 15:0 | 0x0000 | p_bl_q5 (R/W) | N | N |
| Parameter for parabolic roll-off algorithm for blue pixels. | | | | | |
| 14278 R0x37C6 | 15:0 | 0x0000 | p_gb_q5 (R/W) | N | N |
| Parameter for parabolic roll-off algorithm for greenB pixels. | | | | | |
| 16120 R0x3EF8 | 15:0 | 0xE0E0 | dac_ld_fbias (R/W) | N | N |



Revision History

| | |
|-------------------|--------|
| Rev. A | 9/8/10 |
| • Initial release | |

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmktg@aptina.com www.apina.com
Aptina, Aptina Imaging, and the Aptina logo are the property of Aptina Imaging Corporation
All other trademarks are the property of their respective owners.
Preliminary: This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.