



1/2.3-Inch 10Mp CMOS Digital Image Sensor

MT9J001

For the latest data sheet, refer to Aptina Imaging's Web site: www.aplina.com

Features

- DigitalClarity[®] CMOS imaging technology
- Simple two-wire serial interface
- Auto black level calibration
- Support for external mechanical shutter
- Support for external LED or xenon flash
- High frame rate preview mode with arbitrary down-size scaling from maximum resolution
- Programmable controls: gain, horizontal and vertical blanking, auto black level offset correction, frame size/ rate, exposure, left-right and top-bottom image reversal, window size, and panning
- Data interfaces: parallel or four-lane serial high-speed pixel interface (HiSPi[™]) differential signalling (sub-LVDS)
- On-die phase-locked loop (PLL) oscillator
- Bayer pattern downsize scaler
- Integrated position-based color and lens shading correction
- One-time programmable (OTP) memory for storing module information

Applications

- Digital video cameras
- Digital still cameras

General Description

The Aptina Imaging MT9J001 is a 1/2.3-inch CMOS active-pixel digital imaging sensor with an active pixel array of 3856H x 2764V including border pixels. It can support 10 megapixel (3664H x 2748V) digital still images and a 1080p (3840H x 2160V) digital video mode. It incorporates sophisticated on-chip camera functions such as windowing, mirroring, column and row skip modes, and snapshot mode. It is programmable through a simple two-wire serial interface and has very low power consumption.

Ordering Information

Table 1: Available Part Numbers

Part Number	Description
MT9J001I12STCV	HiSPi 48-pin iLCC
MT9J001D00STCV C2CBC1	HiSPi Bare Die
MT9J001I12STCU	Parallel 48-pin iLCC
MT9J001D00STCU C2CBC1	Parallel Bare die

Table 2: Key Performance Parameters

Parameter	Value	
Optical format	1/2.3-inch (4:3)	
Active imager size	6.440mm(H) x 4.616mm (V), 7.923mm diagonal (Entire sensor) 6.119mm(H) x 4.589mm (V), 7.649mm diagonal (Still mode) 6.413mm(H) x 3.607mm (V), 7.358mm diagonal (Video mode)	
Active pixels	3856H x 2764V (Entire sensor) 3664H x 2748V (4:3, Still mode) 3840H x 2160V (16:9, Video mode)	
Pixel size	1.67 x 1.67 μ m	
Chief ray angle	0°	
Color filter array	RGB Bayer pattern	
Shutter type	Electronic rolling shutter (ERS) with global reset release (GRR)	
Input clock frequency	6–48 MHz	
Maximum data rate	Parallel	80 Mp/s at 80 MHz PIXCLK
	HiSPi (4-lane)	2.8Gbps
Frame rate	Still mode, 4:3 (3664H x 2748V)	Programmable up to 15 fps serial I/F, 7.5 fps parallel I/F
	Preview mode VGA	30 fps with binning 60 fps with skip2bin2
	1080p mode (1920H x 1080V)	60 fps using HiSPi I/F 30 fps using parallel I/F
ADC resolution	12-bit, on-die	
Responsivity	0.31 V/lux-sec (550nm)	
Dynamic range	65.2dB	
SNR _{MAX}	34dB	
Supply voltage	I/O Digital	1.7–1.9V (1.8V nominal) or 2.4–3.1V (2.8V nominal)
	Digital	1.7–1.9V (1.8V nominal)
	Analog	2.4–3.1V (2.8V nominal)
	SLVS I/O	0.4 - 0.8V (0.4 or 0.8V nominal)
Power Consumption	Still mode at 15fps w/ serial I/F	638mW
	Still mode at 7.5fps w/ parallel I/F	388mW
	Preview	250mW low power VGA
	Standby	500 μ W (typical, EXTCLK disabled)
Package	48-pin iLCC (10mm x 10mm) Bare die	
Operating temperature	–30°C to +70°C (at junction)	



MT9J001: 1/2.3-Inch 10Mp CMOS Digital Image Sensor
Ordering Information



Table of Contents

Features	1
Applications	1
General Description	1
Ordering Information	1
General Description	7
Functional Overview	7
Pixel Array	8
Operating Modes	9
Signal Descriptions	11
Output Data Format	14
Serial Pixel Data Interface	14
High Speed Serial Pixel Interface	14
HiSPi Physical Layer	15
DLL Timing Adjustment	15
HiSPi Streaming Mode Protocol Layer	16
Protocol Fundamentals	17
Parallel Pixel Data Interface	17
Output Data Timing (Parallel Pixel Data Interface)	19
Frame Rates at Common Resolutions	22
Two-Wire Serial Register Interface	23
Protocol	23
Start Condition	23
Stop Condition	23
Data Transfer	23
Slave Address/Data Direction Byte	23
Message Byte	24
Acknowledge Bit	24
No-Acknowledge Bit	24
Typical Sequence	24
Single READ From Random Location	25
Single READ From Current Location	25
Sequential READ, Start From Random Location	26
Sequential READ, Start From Current Location	26
Single WRITE to Random Location	26
Sequential WRITE, Start at Random Location	27
Programming Restrictions	28
X Address Restrictions	28
Effect of Scaler on Legal Range of Output Sizes	28
Output Data Timing	30
Changing Registers While Streaming	30
Programming Restrictions When Using Global Reset	30
Control of the Signal Interface	31
Serial Register Interface	31
Parallel Pixel Data Interface	31
Output Enable Control	31
Configuration of the Pixel Data Interface	32
System States	33
Power-On Reset Sequence	34
Soft Reset Sequence	34
Signal State During Reset	34
General Purpose Inputs	35



Streaming/Standby Control36

Trigger Control36

PLL37

Programming the PLL Divisors38

Clock Control39

Features39

 Scaler39

 Shading Correction39

 The Correction Function39

 One-Time Programmable Memory40

Sensor Readout Configuration42

 Image Acquisition Modes42

 Window Control42

 Pixel Border42

 Readout Modes43

 Horizontal Mirror43

 Vertical Flip43

 Subsampling44

 Frame Rate Control47

 Absolute Minimum Array Line Length Pck47

 Array Readout Line Length Pck47

 Interface Line Length Pck47

 Minimum Row Time48

 Minimum Frame Time48

 Fine Integration Time Limits48

 Fine Correction48

 Low Power Mode49

 Integration Time49

 Aptina Imaging Gain Model50

 Flash Control50

 Global Reset52

 Overview of Global Reset Sequence52

 Entering and Leaving the Global Reset Sequence52

 Programmable Settings53

 Control of the Electromechanical Shutter54

 Using FLASH with Global Reset55

 External Control of Integration Time55

 Retriggering the Global Reset Sequence56

 Global Reset and Soft Standby57

Sensor Core Digital Data Path58

 Test Patterns58

 HiSPi Test Patterns58

 Test Cursors59

Timing Specifications61

 Power-Up Sequence61

 Power-Down Sequence62

 Hard Standby and Hard Reset63

 Soft Standby and Soft Reset64

 Soft Standby64

 Soft Reset64

Spectral Characteristics65

Electrical Characteristics66

Package Dimensions71



Revision History.....72



List of Figures

Figure 1:	Block Diagram	7
Figure 2:	Pixel Color Pattern Detail (Top Right Corner)	8
Figure 3:	Typical Configuration: Serial Four-Lane HiSPi Interface	9
Figure 4:	Typical Configuration: Parallel Pixel Data Interface	10
Figure 5:	HiSPi Package Pinout Diagram	12
Figure 6:	48-Pin iLCC Parallel Package Pinout Diagram	13
Figure 7:	HiSPi Transmitter and Receiver Interface Block Diagram	14
Figure 8:	Timing Diagram	15
Figure 9:	Block Diagram of DLL Timing Adjustment	15
Figure 10:	Delaying the clock_lane with Respect to data_lane	16
Figure 11:	Delaying data_lane with Respect to the clock_lane	16
Figure 12:	Steaming vs. Packetized Transmission	17
Figure 13:	Spatial Illustration of Image Readout	18
Figure 14:	Pixel Data Timing Example	19
Figure 15:	Row Timing and FV/LV Signals	19
Figure 16:	Single READ From Random Location	25
Figure 17:	Single READ From Current Location	25
Figure 18:	Sequential READ, Start From Random Location	26
Figure 19:	Sequential READ, Start From Current Location	26
Figure 20:	Single WRITE to Random Location	26
Figure 21:	Sequential WRITE, Start at Random Location	27
Figure 22:	Effect of Limiter on the Data Path	28
Figure 23:	Timing of Data Path	29
Figure 24:	MT9J001 System States	33
Figure 25:	Clocking Structure	37
Figure 26:	Sequence for Programming the MT9J001	41
Figure 27:	Effect of Horizontal Mirror on Readout Order	43
Figure 28:	Effect of Vertical Flip on Readout Order	43
Figure 29:	Pixel Array Readout Without Subsampling and With 2x2 Skipping	44
Figure 30:	Combinations of Pixel Skipping in the MT9J001 Sensor	44
Figure 31:	Pixel Binning and Summing	45
Figure 32:	Pixel Skipping Combined with Summing or Binning	46
Figure 33:	Xenon Flash Enabled	50
Figure 34:	LED Flash Enabled	51
Figure 35:	LED Flash Enabled Following Forced Restart	51
Figure 36:	Overview of Global Reset Sequence	52
Figure 37:	Entering and Leaving a Global Reset Sequence	53
Figure 38:	Controlling the Reset and Integration Phases of the Global Reset Sequence	53
Figure 39:	Control of the Electromechanical Shutter	54
Figure 40:	Controlling the SHUTTER Output	55
Figure 41:	Using FLASH With Global Reset	55
Figure 42:	Global Reset Bulb	56
Figure 43:	Entering Soft Standby During a Global Reset Sequence	57
Figure 44:	Test Cursor Behavior With Image Orientation	60
Figure 45:	Power-Up Sequence	61
Figure 46:	Power-Down Sequence	62
Figure 47:	Hard Standby and Hard Reset	63
Figure 48:	Soft Standby and Soft Reset	64
Figure 49:	Quantum Efficiency	65
Figure 50:	Two-Wire Serial Bus Timing Parameters	67
Figure 51:	I/O Timing Diagram	68
Figure 52:	HiSPi Eye Diagram for Both Clock and Data Signals	69
Figure 53:	HiSPi Skew Between Data Signals Within the PHY	70
Figure 54:	48-Pin iLCC Package Outline Drawing	71



List of Tables

Table 1:	Available Part Numbers	1
Table 2:	Key Performance Parameters	1
Table 3:	Signal Descriptions	11
Table 4:	Row Timing with HiSpi Interface	20
Table 5:	Row Timing with Parallel Interface	20
Table 6:	Row Timing with Parallel Interface Using Low Power Mode	21
Table 7:	Register Settings for Common Resolutions	22
Table 8:	Definitions for Programming Rules	28
Table 9:	Output Enable Control	31
Table 10:	Configuration of the Pixel Data Interface	32
Table 11:	RESET_BAR and PLL in System States	34
Table 12:	Signal State During Reset	35
Table 13:	Streaming/STANDBY	36
Table 14:	Trigger Control	36
Table 15:	Subsampling Combinations	46
Table 16:	Minimum Row Time and Blanking Numbers	48
Table 17:	Minimum Frame Time and Blanking Numbers	48
Table 18:	Fine_Integration_Time Limits	48
Table 19:	Fine_Correction Values	49
Table 20:	Recommended Gain Stages	50
Table 21:	Test Patterns	58
Table 22:	HiSpi Test Patterns	58
Table 23:	Power-Up Sequence	61
Table 24:	Power-Down Sequence	62
Table 25:	DC Electrical Definitions and Characteristics	66
Table 26:	Parallel Interface Configured to Use Low Power Mode	66
Table 27:	Two-Wire Serial Register Interface Electrical Characteristics	67
Table 28:	I/O Timing	68
Table 29:	HiSpi Rise and Fall Times	69
Table 30:	Channel, PHY and intra-PHY Skew	70
Table 31:	Clock DLL Steps	70
Table 32:	Data DLL Steps	70

General Description


The MT9J001 digital image sensor features DigitalClarity—Aptina’s breakthrough low-noise CMOS imaging technology that achieves near-CCD image quality (based on signal-to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost, and integration advantages of CMOS.

When operated in its default 4:3 still-mode, the sensor generates a full resolution image at 15 frames per second (fps) using the HiSPi serial interface. An on-chip analog-to-digital converter (ADC) generates a 12-bit value for each pixel.

Functional Overview

The MT9J001 is a progressive-scan sensor that generates a stream of pixel data at a constant frame rate. It uses an on-chip, phase-locked loop (PLL) to generate all internal clocks from a single master input clock running between 6 and 48 MHz. The maximum output pixel rate is 80 Mp/s, corresponding to a pixel clock rate of 80 MHz. A block diagram of the sensor is shown in Figure 1.

Figure 1: Block Diagram



The core of the sensor is a 10Mp active-pixel array. The timing and control circuitry sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and reading that row, the pixels in the row integrate incident light. The exposure is controlled by varying the time interval between reset and readout. Once a row has been read, the data from the columns is sequenced through an analog signal chain (providing offset correction and gain), and then through an ADC. The output from the ADC is a 12-bit value for each pixel in the array. The ADC output passes through a digital processing signal chain (which provides further data path corrections and applies digital gain).

The pixel array contains optically active and light-shielded (“dark”) pixels. The dark pixels are used to provide data for on-chip offset-correction algorithms (“black level” control).

The sensor contains a set of control and status registers that can be used to control many aspects of the sensor behavior including the frame size, exposure, and gain setting. These registers can be accessed through a two-wire serial interface.

The output from the sensor is a Bayer pattern; alternate rows are a sequence of either green and red pixels or blue and green pixels. The offset and gain stages of the analog signal chain provide per-color control of the pixel data.

The control registers, timing and control, and digital processing functions shown in Figure 1 on page 7 are partitioned into three logical parts:

- A sensor core that provides array control and data path corrections. The output of the sensor core is a 12-bit parallel pixel data stream qualified by an output data clock (PIXCLK), together with LINE_VALID (LV) and FRAME_VALID (FV) signals or a 4-lane serial high-speed pixel interface (HiSPi).
- A digital shading correction block to compensate for color/brightness shading introduced by the lens or chief ray angle (CRA) curve mismatch.
- Additional functionality is provided. This includes a horizontal and vertical image scaler, a limiter, a data compressor, an output FIFO, and a serializer.


The output FIFO is present to prevent data bursts by keeping the data rate continuous. Programmable slew rates are also available to reduce the effect of electromagnetic interference from the output interface.

A flash output signal is provided to allow an external xenon or LED light source to synchronize with the sensor exposure time. Additional I/O signals support the provision of an external mechanical shutter.

Pixel Array

The sensor core uses a Bayer color pattern, as shown in Figure 2. The even-numbered rows contain green and red pixels; odd-numbered rows contain blue and green pixels. Even-numbered columns contain green and blue pixels; odd-numbered columns contain red and green pixels.

Figure 2: Pixel Color Pattern Detail (Top Right Corner)




Operating Modes

By default, the MT9J001 powers up with the serial pixel data interface enabled. The sensor can operate in serial HiSPi or parallel mode.

For low-noise operation, the MT9J001 requires separate power supplies for analog and digital power. Incoming digital and analog ground conductors should be placed in such a way that coupling between the two are minimized. Both power supply rails should also be routed in such a way that noise coupling between the two supplies and ground is minimized.

Caution Aptina does not recommend the use of inductance filters on the power supplies or output signals.


Figure 3: Typical Configuration: Serial Four-Lane HiSPi Interface



- Notes:
1. All power supplies should be adequately decoupled.
 2. Aptina recommends a resistor value of 1.5kΩ, but it may be greater for slower two-wire speed.
 3. This pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
 4. The GPI pins can be statically pulled HIGH or LOW to be used as module IDs, or they can be programmed to perform special functions (TRIGGER, OE_N, SADDR, STANDBY) to be dynamically controlled.
 5. VPP, which can be used during the module manufacturing process, is not shown in Figure 3. This pad is left unconnected during normal operation.
 6. The parallel interface output pads can be left unconnected if the serial output interface is used.

7. Aptina recommends that 0.1 μ F and 10 μ F decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on layout and design considerations. Check the MT9J001 demo headboard schematics for circuit recommendations
8. Aptina recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
9. The signal path between the HiSpi serial transmitter and receiver should be adequately designed to minimize any trans-impedance mismatch and/or reflections on the data path.

Figure 4: Typical Configuration: Parallel Pixel Data Interface



- Notes:**
1. All power supplies should be adequately decoupled.
 2. Aptina recommends a resistor value of 1.5k Ω , but it may be greater for slower two-wire speed.
 3. This pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
 4. The GPI pins can be statically pulled HIGH or LOW to be used as module IDs, or they can be programmed to perform special functions (TRIGGER, OE_N, SADDR, STANDBY) to be dynamically controlled.
 5. VPP, which can be used during the module manufacturing process, is not shown in Figure 4. This pad is left unconnected during normal operation.
 6. The serial interface output pads can be left unconnected if the parallel output interface is used.
 7. Aptina recommends that 0.1 μ F and 10 μ F decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on layout and design considerations. Check the MT9J001 demo headboard schematics for circuit recommendations.
 8. Aptina recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
 9. Aptina recommends that VDD_TX0 is tied to VDD when the sensor is using the parallel interface.



Signal Descriptions

Table 3 provides signal descriptions for MT9J001 die. For pad location and aperture information, refer to the MT9J001 die data sheet.

Table 3: Signal Descriptions

Pad Name	Pad Type	Description
EXTCLK	Input	Master clock input, 6–48 MHz.
RESET_BAR (XSHUTDOWN)	Input	Asynchronous active LOW reset. When asserted, data output stops and all internal registers are restored to their factory default settings.
SCLK	Input	Serial clock for access to control and status registers.
GPI[3:0]	Input	General purpose inputs. After reset, these pads are powered-down by default; this means that it is not necessary to bond to these pads. Any of these pads can be configured to provide hardware control of the standby, output enable, SADDR select, and shutter trigger functions. Can be left floating if not used.
TEST	Input	Enable manufacturing test modes. It should not be left floating. It can be tied to ground or VDD_IO when used in parallel or HiSPi. It should be connected to DGND for normal operation of the CCP2 configured sensor, or connected to VDD_IO power for the MIPI [®] -configured sensor.
SDATA	I/O	Serial data from READs and WRITEs to control and status registers.
LINE_VALID	Output	LINE_VALID (LV) output. Qualified by PIXCLK.
FRAME_VALID	Output	FRAME_VALID (FV) output. Qualified by PIXCLK.
DOUT[11:0]	Output	Parallel pixel data output. Qualified by PIXCLK.
PIXCLK	Output	Pixel clock. Used to qualify the LV, FV, and DOUT[11:0] outputs.
FLASH	Output	Flash output. Synchronization pulse for external light source. Can be left floating if not used.
SHUTTER	Output	Control for external mechanical shutter. Can be left floating if not used.
VPP	Supply	Power supply used to program one-time programmable (OTP) memory. Disconnect pad when not programming or when feature is not used.
VDD_TX0	Supply	PHY power supply. Digital power supply for the MIPI or CCP2 serial data interface. Aptina recommends that VDD_TX0 is always tied to VDD when using an unpackaged sensor.
VDD_SLVS	Supply	HiSPi power supply for data and clock output. This should be tied to VDD
VDD_SLVS_TX	Supply	Digital power supply for the HiSPi I/O.
VAA	Supply	Analog power supply.
VAA_PIX	Supply	Analog power supply for the pixel array.
AGND	Supply	Analog ground.
VDD	Supply	Digital power supply.
VDD_IO	Supply	I/O power supply.
DGND	Supply	Common ground for digital and I/O.
VDD_PLL	Supply	PLL power supply.
GND_PLL	Supply	PLL ground.
PIXGND	Supply	Pixel ground.
SLVS_0P	Output	Lane 1 differential HiSPi (LVDS) serial data (positive). Qualified by the SLVS serial clock.
SLVS_0N	Output	Lane 1 differential HiSPi (LVDS) serial data (negative). Qualified by the SLVS serial clock.
SLVS_1P	Output	Lane 2 differential HiSPi (LVDS) serial data (positive). Qualified by the SLVS serial clock.
SLVS_1N	Output	Lane 2 differential HiSPi (LVDS) serial data (negative). Qualified by the SLVS serial clock.
SLVS_2P	Output	Lane 3 differential HiSPi (LVDS) serial data (positive). Qualified by the SLVS serial clock.
SLVS_2N	Output	Lane 3 differential HiSPi (LVDS) serial data (negative). Qualified by the SLVS serial clock.
SLVS_3P	Output	Lane 4 differential HiSPi (LVDS) serial data (positive). Qualified by the SLVS serial clock.
SLVS_3N	Output	Lane 4 differential HiSPi (LVDS) serial data (negative). Qualified by the SLVS serial clock.



Table 3: Signal Descriptions (continued)

Pad Name	Pad Type	Description
SLVS_CP	Output	Differential HiSpi (LVDS) serial clock (positive). Qualified by the SLVS serial clock.
SLVS_CN	Output	Differential HiSpi (LVDS) serial clock (positive). Qualified by the SLVS serial clock.

Figure 5: HiSpi Package Pinout Diagram





Figure 6: 48-Pin iLCC Parallel Package Pinout Diagram



Output Data Format

Serial Pixel Data Interface

The MT9J001 supports RAW8, RAW10, and RAW12 image data formats over a serial interface. The sensor supports a 1 and 2-lane MIPI as well as the HiSPi interface. These interfaces are not described in the data sheet.

High Speed Serial Pixel Interface


The High Speed Serial Pixel (HiSPi) interface uses four data and one clock low voltage differential signaling (LVDS) outputs.

- SLVS_CP, SLVS_CN
- SLVS_[0:3]P, SLVS_[0:3]N

The HiSPi interface supports two protocols, streaming and packetized. The streaming protocol conforms to a standard video application where each line of active or intra-frame blanking provided by the sensor is transmitted at the same length. The packetized protocol will transmit only the active data ignoring line-to-line and frame-to-frame blanking data.

The HiSPi interface building block is a unidirectional differential serial interface with four data and one double data rate (DDR) clock lanes. One clock for every four serial data lanes is provided for phase alignment across multiple lanes. Figure 7 shows the configuration between the HiSPi transmitter and the receiver.

Figure 7: HiSPi Transmitter and Receiver Interface Block Diagram




HiSPi Physical Layer

The HiSPi physical layer is partitioned into blocks of four data lanes and an associated clock lane. Any reference to the PHY in the remainder of this document is referring to this minimum building block.

The PHY will serialize a 10-, 12-, 14- or 16-bit data word and transmit each bit of data centered on a rising edge of the clock, the second on the following edge of clock. Figure 8 shows bit transmission. In this example, the word is transmitted in order of MSB to LSB. The receiver latches data at the rising and falling edge of the clock.

Figure 8: Timing Diagram



DLL Timing Adjustment

The specification includes a DLL to compensate for differences in group delay for each data lane. The DLL is connected to the clock lane and each data lane, which acts as a control master for the output delay buffers. Once the DLL has gained phase lock, each lane can be delayed in 1/8 unit interval (UI) steps. This additional delay allows the user to increase the setup or hold time at the receiver circuits and can be used to compensate for skew introduced in PCB design.

If the DLL timing adjustment is not required, the data and clock lane delay settings should be set to a default code of 0x000 to reduce jitter, skew, and power dissipation.

Figure 9: Block Diagram of DLL Timing Adjustment




Figure 10: Delaying the clock_lane with Respect to data_lane





Figure 11: Delaying data_lane with Respect to the clock_lane



HiSPi Streaming Mode Protocol Layer

The protocol layer is positioned between the output data path of the sensor and the physical layer. The main functions of the protocol layer are generating sync codes, formatting pixel data, inserting horizontal/vertical blanking codes, and distributing pixel data over defined data lanes.


The HiSPi interface can only be configured when the sensor is in standby. This includes configuring the interface to transmit across 1, 2, or all 4 data lanes.

Protocol Fundamentals

Referring to Figure 12, it can be seen that a SYNC code is inserted in the serial data stream prior to each line of image data. The streaming protocol will insert a SYNC code to transmit each active data line and vertical blanking lines.

The packetized protocol will transmit a SYNC code to note the start and end of each row. The packetized protocol uses sync a “Start of Frame” (SOF) sync code at the start of a frame and a “Start of Line” (SOL) sync code at the start of a line within the frame. The protocol will also transmit an “End of Frame” (EOF) at the end of a frame and an “End of Line” (EOL) sync code at the end of a row within the frame

Figure 12: Streaming vs. Packetized Transmission



Parallel Pixel Data Interface

MT9J001 image data is read out in a progressive scan. Valid image data is surrounded by horizontal blanking and vertical blanking, as shown in Figure 13. The amount of horizontal blanking and vertical blanking is programmable; LV is HIGH during the shaded region of the figure. FV timing is described in the “Output Data Timing (Parallel Pixel Data Interface)”.



Figure 13: Spatial Illustration of Image Readout

00 00 00 00 00 00 00 00 00 00 00 00 VERTICAL BLANKING 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 VERTICAL/HORIZONTAL BLANKING 00 00 00 00 00 00 00 00 00 00 00 00
P _{0,0} P _{0,1} P _{0,2}P _{0,n-1} P _{0,n} P _{1,0} P _{1,1} P _{1,2}P _{1,n-1} P _{1,n} VALID IMAGE P _{m-1,0} P _{m-1,1}P _{m-1,n-1} P _{m-1,n} P _{m,0} P _{m,1}P _{m,n-1} P _{m,n}	00 00 00 00 00 00 00 00 00 00 00 00 HORIZONTAL BLANKING 00 00 00 00 00 00 00 00 00 00 00 00

Output Data Timing (Parallel Pixel Data Interface)

MT9J001 output data is synchronized with the PIXCLK output. When LV is HIGH, one pixel value is output on the 12-bit DOUT output every PIXCLK period. The pixel clock frequency can be determined based on the sensor's master input clock and internal PLL configuration. The rising edges on the PIXCLK signal occurs one-half of a pixel clock period after transitions on LV, FV, and DOUT (see Figure 14). This allows PIXCLK to be used as a clock to sample the data. PIXCLK is continuously enabled, even during the blanking period. The MT9J001 can be programmed to delay the PIXCLK edge relative to the DOUT transitions. This can be achieved by programming the corresponding bits in the row_speed register. The parameters P, A, and Q in Figure 15 are defined in Table 4 on page 20.

Figure 14: Pixel Data Timing Example





Figure 15: Row Timing and FV/LV Signals



The sensor timing (shown in Table 4 on page 20) is shown in terms of pixel clock and master clock cycles (see Figure 14 on page 19). The default settings for the on-chip PLL generate a pixel array clock (vt_pix_clk) of 160 MHz and an output clock (op_pix_clk) of 40 MHz given a 20 MHz input clock to the MT9J001. Equations for calculating the frame rate are given in “Frame Rate Control” on page 47.



Table 4: Row Timing with HiSPi Interface

Parameter	Name	Equation	Default Timing
PIXCLK_PERIOD	Pixel clock period	$1/vt_pix_clk_freq_mhz$	1 pixel clock = 6.25ns
S	Skip (subsampling) factor	For $x_odd_inc = y_odd_inc = 3$, $S = 2$. For $x_odd_inc = y_odd_inc = 7$, $S = 4$. otherwise, $S = 1$ For $y_odd_inc = 3$, $S = 2$ For $y_odd_inc = 7$, $S = 4$ For $y_odd_inc = 15$, $S = 8$ For $y_odd_inc = 31$, $S = 16$ For $y_odd_inc = 63$, $S = 32$	1
A	Active data time	$(x_addr_end - x_addr_start + x_odd_inc) * 0.5 * PIXCLK_PERIOD / S$ = $3775 - 112 + 12$	1832 pixel clocks = 11.45 μ s
P	Frame start/end blanking	$6 * PIXCLK_PERIOD$	6 pixel clocks = 37.5ns
Q	Horizontal blanking	$(line_length_pck - A) * PIXCLK_PERIOD$ = $3694 - 1832$	1862 pixel clocks = 11.63 μ s
A + Q	Row time	$line_length_pck * PIXCLK_PERIOD$	3694 pixel clocks = 23.09 μ s
N	Number of rows	$(y_addr_end - y_addr_start + y_odd_inc) / S = (2755 - 8 + 1) / 1$	2748 rows
V	Vertical blanking	$((frame_length_lines - N) * (A + Q)) + Q - (2 * P)$ = $(2891 - 2748) * 3694 + 1862 - 12$	530092 pixel clocks = 3.31ms
T	Frame valid time	$(N * (A + Q)) - Q + (2 * P)$ = $2748 * 3694 - 1862 + 12$	10149262 pixel clocks = 63.42ms
F	Total frame time	$line_length_pck * frame_length_lines * PIXCLK_PERIOD$ = $2891 * 3694$	10679354 pixel clocks = 66.75ms

Table 5: Row Timing with Parallel Interface

Parameter	Name	Equation	Default Timing
PIXCLK_PERIOD	Pixel clock period	$1/vt_pix_clk_freq_mhz$	1 pixel clock = 6.25ns
S	Skip (subsampling) factor	For $x_odd_inc = y_odd_inc = 3$, $S = 2$. For $x_odd_inc = y_odd_inc = 7$, $S = 4$. otherwise, $S = 1$ For $y_odd_inc = 3$, $S = 2$ For $y_odd_inc = 7$, $S = 4$ For $y_odd_inc = 15$, $S = 8$ For $y_odd_inc = 31$, $S = 16$ For $y_odd_inc = 63$, $S = 32$	1
A	Active data time	$(x_addr_end - x_addr_start + x_odd_inc) * 0.5 * PIXCLK_PERIOD / S$ = $(3775 - 112 + 1) / 2$	1832 pixel clocks = 11.45 μ s
P	Frame start/end blanking	$6 * PIXCLK_PERIOD$	6 pixel clocks = 75ns
Q	Array Horizontal blanking	$(line_length_pck - A) * PIXCLK_PERIOD$ = $7358 - 1832$	5526 pixel clocks = 34.5 μ s External horizontal blanking is 30 pixel clocks or 187ns.



Table 5: Row Timing with Parallel Interface (continued)

Parameter	Name	Equation	Default Timing
A + Q	Row time limited by output interface speed	$x_output_size * clk_pixel / clk_op + 30$ $= 3664 * 160MHz / 80MHz + 30$	7358 pixel clocks = 46.1 μ s
N	Number of rows	$(y_addr_end - y_addr_start + y_odd_inc) / S$ $= (2755 - 8 + 1) / 1$	2748 rows
V	Vertical blanking	$((frame_length_lines - N) * (A + Q)) + Q - (2 * P)$ $= (2891 - 2748) * 7358 + 1862 - 12$	1054044 pixel clocks = 6.59ms
T	Frame valid time	$(N * (A + Q)) - Q + (2 * P)$ $= 2748 * 7358 - 1862 + 12$	20217934 pixel clocks = 126.36ms
F	Total frame time	$line_length_pck * frame_length_lines *$ $PIXCLK_PERIOD$ $= 2891 * 37358$	21271978 pixel clocks = 132.95ms

Table 6: Row Timing with Parallel Interface Using Low Power Mode

Parameter	Name	Equation	Default Timing
PIXCLK_PERIOD	Pixel clock period	$1 / vt_pix_clk_freq_mhz$	1 pixel clock = 12.5ns
S	Skip (subsampling) factor	For $x_odd_inc = y_odd_inc = 3$, $S = 2$. For $x_odd_inc = y_odd_inc = 7$, $S = 4$. otherwise, $S = 1$ For $y_odd_inc = 3$, $S = 2$ For $y_odd_inc = 7$, $S = 4$ For $y_odd_inc = 15$, $S = 8$ For $y_odd_inc = 31$, $S = 16$ For $y_odd_inc = 63$, $S = 32$	1
A	Active data time	$(x_addr_end - x_addr_start +$ $x_odd_inc) * 0.5 * PIXCLK_PERIOD / S$ $= (3775 - 112 + 1) / 2$	1832 pixel clocks = 22.9 μ s
P	Frame start/end blanking	$6 * PIXCLK_PERIOD$	6 pixel clocks = 75ns
Q	Array Horizontal blanking	$(line_length_pck - A) * PIXCLK_PERIOD$ $= 3694 - 1832$	1862 pixel clocks = 23.2 μ s External horizontal blanking is 30 pixel clocks or 375ns.
A + Q	Row time limited by output interface speed	$x_output_size * clk_pixel / clk_op + 30$ $= 3664 * 80MHz / 80MHz + 30$	3694 pixel clocks = 46.1 μ s
N	Number of rows	$(y_addr_end - y_addr_start + y_odd_inc) / S$ $= (2755 - 8 + 1) / 1$	2748 rows
V	Vertical blanking=	$((frame_length_lines - N) * (A + Q)) + Q - (2 * P)$ $= (2891 - 2748) * 3694 + 1862 - 12$	530092 pixel clocks = 6.63ms
T	Frame valid time	$(N * (A + Q)) - Q + (2 * P)$ $= 2748 * 3694 - 1862 + 12$	10149262 pixel clocks = 126.86ms
F	Total frame time	$line_length_pck * frame_length_lines *$ $PIXCLK_PERIOD$ $= 2891 * 3694$	10679354 pixel clocks = 133.5ms



Frame Rates at Common Resolutions

Table 7 shows examples of register settings to achieve common resolutions and their frame rates.

Table 7: Register Settings for Common Resolutions

Resolution	Interface	Frame Rate	Subsampling Mode	x_addr_start	x_addr_end	y_addr_start	y_addr_end
3664x2748 (Full Resolution)	HiSPi	14.7 fps	N/A	112	3775	8	2755
	Parallel	7.5 fps					
1920x1080 (1080p HDTV)	HiSPi	59.94 fps	2x2 Summing	32	3873	296	2453
	Parallel	29.97 fps					
1280x720 (720p HDTV)	HiSPi and Parallel	59.94 fps	2x2 Summing	32	3873	296	2453
1408x792 + 10% EIS (720p HDTV + 10% EIS)	HiSPi and Parallel	59.94 fps	2x2 Summing	624	3437	304	1885
640x480 (Low Power Monitor)	HiSPi and Parallel	29.97 fps	Sum2Skip2	112	3769	8	2753



Two-Wire Serial Register Interface

The two-wire serial interface bus enables read/write access to control and status registers within the MT9J001. The interface protocol uses a master/slave model in which a master controls one or more slave devices. The sensor acts as a slave device. The master generates a clock (SCLK) that is an input to the sensor and is used to synchronize transfers. Data is transferred between the master and the slave on a bidirectional signal (SDATA). SDATA is pulled up to VDD off-chip by a 1.5kΩ resistor. Either the slave or master device can drive SDATA LOW—the interface protocol determines which device is allowed to drive SDATA at any given time.

The protocols described in the two-wire serial interface specification allow the slave device to drive SCLKLOW; the MT9J001 uses SCLK as an input only and therefore never drives it LOW.

Protocol

Data transfers on the two-wire serial interface bus are performed by a sequence of low-level protocol elements:

1. a (repeated) start condition
2. a slave address/data direction byte
3. an (a no-) acknowledge bit
4. a message byte
5. a stop condition

The bus is idle when both SCLK and SDATA are HIGH. Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can generate the start and stop conditions.

Start Condition

A start condition is defined as a HIGH-to-LOW transition on SDATA while SCLK is HIGH. At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a “repeated start” or “restart” condition.

Stop Condition

A stop condition is defined as a LOW-to-HIGH transition on SDATA while SCLK is HIGH.

Data Transfer

Data is transferred serially, 8 bits at a time, with the MSB transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for the slave address/data direction byte and for message bytes.

One data bit is transferred during each SCLK clock period. SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.

Slave Address/Data Direction Byte

Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. A “0” in bit [0] indicates a WRITE, and a “1” indicates a READ. The default slave addresses used by the MT9J001 for the MIPI configured sensor are 0x6C (write address) and 0x6D (read address) in accordance with the MIPI specification. Alternate slave addresses of 0x6E (write address) and 0x6F (read address) can be selected by enabling and asserting the SADDR signal through the GPI pad. But for the CCP2 configured sensor, the default slave addresses used are 0x20 (write address) and 0x21 (read



address) in accordance with the SMIA specification. Also, alternate slave addresses of 0x30 (write address) and 0x31 (read address) can be selected by enabling and asserting the SADDR signal through the GPI pad.

An alternate slave address can also be programmed through R0x31FC.

Message Byte

Message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data.

Acknowledge Bit

Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the SCLK clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases SDATA. The receiver indicates an acknowledge bit by driving SDATA LOW. As for data transfers, SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.

No-Acknowledge Bit

The no-acknowledge bit is generated when the receiver does not drive SDATA LOW during the SCLK clock period following a data transfer. A no-acknowledge bit is used to terminate a read sequence.

Typical Sequence

A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/ data direction byte. The last bit indicates whether the request is for a read or a write, where a "0" indicates a write and a "1" indicates a read. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.


If the request was a WRITE, the master then transfers the 16-bit register address to which the WRITE should take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master then transfers the data as an 8-bit sequence; the slave sends an acknowledge bit at the end of the sequence. The master stops writing by generating a (re)start or stop condition.

If the request was a READ, the master sends the 8-bit write slave address/ data direction byte and 16-bit register address, the same way as with a WRITE request. The master then generates a (re)start condition and the 8-bit read slave address/ data direction byte, and clocks out the register data, eight bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The slave's internal register address is automatically incremented after every 8 bits are transferred. The data transfer is stopped when the master sends a no-acknowledge bit.

Single READ From Random Location

This sequence (Figure 16) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8-bit read slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. Figure 16 shows how the internal register address maintained by the MT9J001 is loaded and incremented as the sequence proceeds.


Figure 16: Single READ From Random Location



Single READ From Current Location

This sequence (Figure 17) performs a read using the current value of the MT9J001 internal register address. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences.


Figure 17: Single READ From Current Location



Sequential READ, Start From Random Location

This sequence (Figure 18) starts in the same way as the single READ from random location (Figure 16). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until “L” bytes have been read.


Figure 18: Sequential READ, Start From Random Location



Sequential READ, Start From Current Location

This sequence (Figure 19) starts in the same way as the single READ from current location (Figure 17 on page 25). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until “L” bytes have been read.


Figure 19: Sequential READ, Start From Current Location



Single WRITE to Random Location

This sequence (Figure 20) begins with the master generating a start condition. The slave address/data direction byte signals a WRITE and is followed by the HIGH then LOW bytes of the register address that is to be written. The master follows this with the byte of write data. The WRITE is terminated by the master generating a stop condition.


Figure 20: Single WRITE to Random Location



Sequential WRITE, Start at Random Location

This sequence (Figure 21) starts in the same way as the single WRITE to random location (Figure 20 on page 26). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte WRITES until “L” bytes have been written. The WRITE is terminated by the master generating a stop condition.

Figure 21: Sequential WRITE, Start at Random Location



Programming Restrictions

The following sections list programming rules that must be adhered to for correct operation of the MT9J001.

Table 8: Definitions for Programming Rules

Name	Definition
xskip	$xskip = 1$ if $x_odd_inc = 1$; $xskip = 2$ if $x_odd_inc = 3$; $xskip = 4$ if $x_odd_inc = 7$
yskip	$yskip = 1$ if $y_odd_inc = 1$; $yskip = 2$ if $y_odd_inc = 3$; $yskip = 4$ if $y_odd_inc = 7$; $yskip = 8$ if $y_odd_inc = 15$; $yskip = 16$ if $y_odd_inc = 31$; $yskip = 32$ if $y_odd_inc = 63$


X Address Restrictions

The minimum column address available for the sensor is 24. The maximum value is 3879.

Effect of Scaler on Legal Range of Output Sizes

When the scaler is enabled, it is necessary to adjust the values of `x_output_size` and `y_output_size` to match the image size generated by the scaler. The MT9J001 will operate incorrectly if the `x_output_size` and `y_output_size` are significantly larger than the output image. To understand the reason for this, consider the situation where the sensor is operating at full resolution and the scaler is enabled with a scaling factor of 32 (half the number of pixels in each direction). This situation is shown in Figure 22.

Figure 22: Effect of Limiter on the Data Path



In Figure 22, three different stages in the data path (see “Timing Specifications” on page 61) are shown. The first stage is the output of the sensor core. The core is running at full resolution and `x_output_size` is set to match the active array size. The LV signal is asserted once per row and remains asserted for N pixel times. The `PIXEL_VALID` signal toggles with the same timing as LV, indicating that all pixels in the row are valid.


The second stage is the output of the scaler, when the scaler is set to reduce the image size by one-half in each dimension. The effect of the scaler is to combine groups of pixels. Therefore, the row time remains the same, but only half the pixels out of the scaler are valid. This is signalled by transitions in `PIXEL_VALID`. Overall, `PIXEL_VALID` is asserted for $(N/2)$ pixel times per row.

The third stage is the output of the limiter when the `x_output_size` is still set to match the active array size. Because the scaler has reduced the amount of valid pixel data without reducing the row time, the limiter attempts to pad the row with $(N/2)$ additional pixels. If this has the effect of extending LV across the whole of the horizontal blanking time, the MT9J001 will cease to generate output frames.

A correct configuration is shown in Figure 23, in addition to showing the `x_output_size` reduced to match the output size of the scaler. In this configuration, the output of the limiter does not extend LV.

Figure 23 also shows the effect of the output FIFO, which forms the final stage in the data path. The output FIFO merges the intermittent pixel data back into a contiguous stream. Although not shown in this example, the output FIFO is also capable of operating with an output clock that is at a different frequency from its input clock.

Figure 23: Timing of Data Path



Output Data Timing

The output FIFO acts as a boundary between two clock domains. Data is written to the FIFO in the VT (video timing) clock domain. Data is read out of the FIFO in the OP (output) clock domain.

When the scaler is disabled, the data rate in the VT clock domain is constant and uniform during the active period of each pixel array row readout. When the scaler is enabled, the data rate in the VT clock domain becomes intermittent, corresponding to the data reduction performed by the scaler.

A key constraint when configuring the clock for the output FIFO is that the frame rate out of the FIFO must exactly match the frame rate into the FIFO. When the scaler is disabled, this constraint can be met by imposing the rule that the row time on the serial data stream must be greater than or equal to the row time at the pixel array. The row time on the serial data stream is calculated from the `x_output_size` and the `data_format` (8, 10, or 12 bits per pixel), and must include the time taken in the serial data stream for start of frame/row, end of row/frame and checksum symbols.

Caution If this constraint is not met, the FIFO will either underrun or overrun. FIFO underrun or overrun is a fatal error condition that is signalled through the `data_path_status` register (R0x306A).

Changing Registers While Streaming

The following registers should only be reprogrammed while the sensor is in software standby:

- `vt_pix_clk_div`
- `vt_sys_clk_div`
- `pre_pll_clk_div`
- `pll_multiplier`
- `op_pix_clk_div`
- `op_sys_clk_div`

Programming Restrictions When Using Global Reset

Interactions between the registers that control the global reset imposes some programming restrictions on the way in which they are used; these are discussed in "Global Reset" on page 52.



Control of the Signal Interface

This section describes the operation of the signal interface in all functional modes.

Serial Register Interface

The serial register interface uses these signals:

- SCLK
- SDATA
- SADDR (through the GPI pad)

SCLK is an input-only signal and must always be driven to a valid logic level for correct operation; if the driving device can place this signal in High-Z, an external pull-up resistor should be connected on this signal.

SDATA is a bidirectional signal. An external pull-up resistor should be connected on this signal.

SADDR is a signal, which can be optionally enabled and controlled by a GPI pad, to select an alternate slave address. These slave addresses can also be programmed through R0x31FC.

This interface is described in detail in "Two-Wire Serial Register Interface" on page 23.

Parallel Pixel Data Interface

The parallel pixel data interface uses these output-only signals:

- FV
- LV
- PIXCLK
- DOUT[11:0]

The parallel pixel data interface is disabled by default at power up and after reset. It can be enabled by programming R0x301A. Table 10 on page 32 shows the recommended settings.

When the parallel pixel data interface is in use, the serial data output signals can be left unconnected. Set `reset_register[12]` to disable the serializer while in parallel output mode.

Output Enable Control

When the parallel pixel data interface is enabled, its signals can be switched asynchronously between the driven and High-Z under pin or register control, as shown in Table 9. Selection of a pin to use for the OE_N function is described in "General Purpose Inputs" on page 35.

Table 9: Output Enable Control

OE_N Pin	Drive Signals R0x301A–B[6]	Description
Disabled	0	Interface High-Z
Disabled	1	Interface driven
1	0	Interface High-Z
X	1	Interface driven
0	X	Interface driven



Configuration of the Pixel Data Interface

Fields in R0x301A are used to configure the operation of the pixel data interface. The supported combinations are shown in Table 10.

Table 10: Configuration of the Pixel Data Interface


Serializer Disable R0x301A-B[12]	Parallel Enable R0x301A-B[7]	Standby End-of-Frame R0x301A-B[4]	Description
0	0	1	Power up default. Serial pixel data interface and its clocks are enabled. Transitions to soft standby are synchronized to the end of frames on the serial pixel data interface.
1	1	0	Parallel pixel data interface, sensor core data output. Serial pixel data interface and its clocks disabled to save power. Transitions to soft standby are synchronized to the end of the current row readout on the parallel pixel data interface.
1	1	1	Parallel pixel data interface, sensor core data output. Serial pixel data interface and its clocks disabled to save power. Transitions to soft standby are synchronized to the end of frames in the parallel pixel data interface.

System States

The system states of the MT9J001 are represented as a state diagram in Figure 24 and described in subsequent sections. The effect of RESET_BAR on the system state and the configuration of the PLL in the different states are shown in Table 11 on page 34.

The sensor's operation is broken down into three separate states: hardware standby, software standby, and streaming. The transition between these states might take a certain amount of clock cycles as outlined in Table 11.

Figure 24: MT9J001 System States



**Table 11: RESET_BAR and PLL in System States**

State	EXTCLKs	PLL
Powered off	x	VCO powered down
POR active	x	
Hardware standby	0	
Internal initialization	1	
Software standby		VCO powering up and locking, PLL output bypassed
PLL Lock		
Streaming		
Wait for frame end		VCO running, PLL output active

Note: VCO = voltage-controlled oscillator.

Power-On Reset Sequence

When power is applied to the MT9J001, it enters a low-power hardware standby state. Exit from this state is controlled by the later of two events:

1. The negation of the RESET_BAR input.
2. A timeout of the internal power-on reset circuit.

It is possible to hold RESET_BAR permanently de-asserted and rely upon the internal power-on reset circuit.

When RESET_BAR is asserted it asynchronously resets the sensor, truncating any frame that is in progress.

When the sensor leaves the hardware standby state it performs an internal initialization sequence that takes 2400 EXTCLK cycles. After this, it enters a low-power software standby state. While the initialization sequence is in progress, the MT9J001 will not respond to READ transactions on its two-wire serial interface. Therefore, a method to determine when the initialization sequence has completed is to poll a sensor register; for example, R0x0000. While the initialization sequence is in progress, the sensor will not respond to its device address and READs from the sensor will result in a NACK on the two-wire serial interface bus. When the sequence has completed, READs will return the operational value for the register (0x2800 if R0x0000 is read).

When the sensor leaves software standby mode and enables the VCO, an internal delay will keep the PLL disconnected for up to 1ms so that the PLL can lock. The VCO lock time is 200µs(typical), 1ms (maximum).

Soft Reset Sequence

The MT9J001 can be reset under software control by writing “1” to software_reset (R0x0103). A software reset asynchronously resets the sensor, truncating any frame that is in progress. The sensor starts the internal initialization sequence, while the PLL and analog blocks are turned off. At this point, the behavior is exactly the same as for the power-on reset sequence.

Signal State During Reset

Table 12 on page 35 shows the state of the signal interface during hardware standby (RESET_BAR asserted) and the default state during software standby. After exit from hardware standby and before any registers within the sensor have been changed from their default power-up values.



Table 12: Signal State During Reset

Pad Name	Pad Type	Hardware Standby	Software Standby	
EXTCLK	Input	Enabled. Must be driven to a valid logic level.		
RESET_BAR (XSHUTDOWN)		Powered down. Can be left disconnected/floating.		
GPI[3:0]		Enabled. Must be driven to a logic 0 for a serial CCP2-configured sensor, or 1 for a serial MIPI-configured sensor.		
TEST		Enabled. Must be pulled up or driven to a valid logic level.		
SCLK		Enabled. Must be pulled up or driven to a valid logic level.		
SDATA	I/O	Enabled as an input. Must be pulled up or driven to a valid logic level.		
LINE_VALID	Output	High_Z. Can be left disconnected or floating.		
FRAME_VALID				
DOUT[11:0]				
PIXCLK				
SLVS0_P				
SLVS0_N				
SLVS1_P				
SLVS1_N				
SLVS2_P				
SLVS2_N				
SLVS3_P				
SLVS3_N				
CLK_P				
CLK_N				
FLASH				High-Z.
SHUTTER				

General Purpose Inputs

The MT9J001 provides four general purpose inputs. After reset, the input pads associated with these signals are powered down by default, allowing the pads to be left disconnected/floating.

The general purpose inputs are enabled by setting `reset_register[8]` (R0x301A). Once enabled, all four inputs must be driven to valid logic levels by external signals. The state of the general purpose inputs can be read through `gpi_status[3:0]` (R0x3026).

In addition, each of the following functions can be associated with none, one, or more of the general purpose inputs so that the function can be directly controlled by a hardware input:

- Output enable (see “Output Enable Control” on page 31)
- Trigger (see the sections below)
- Standby functions
- SADDR selection (see “Serial Register Interface” on page 31)

The `gpi_status` register is used to associate a function with a general purpose input.



Streaming/Standby Control

The MT9J001 can be switched between its soft standby and streaming states under pin or register control, as shown in Table 13. Selection of a pin to use for the STANDBY function is described in “General Purpose Inputs” on page 35. The state diagram for transitions between soft standby and streaming states is shown in Figure 24 on page 33.

Table 13: Streaming/STANDBY

STANDBY	Streaming R0x301A–B[2]	Description
Disabled	0	Soft standby
Disabled	1	Streaming
X	0	Soft standby
0	1	Streaming
1	X	Soft standby

Trigger Control

When the global reset feature is in use, the trigger for the sequence can be initiated either under pin or register control, as shown in Table 14. Selection of a pin to use for the TRIGGER function is described in “General Purpose Inputs” on page 35.

Table 14: Trigger Control

Trigger	Global Trigger R0x3160–1[0]	Description
Disabled	0	Idle
Disabled	1	Trigger
0	0	Idle
X	1	Trigger
1	X	Trigger

PLL

The sensor contains a PLL for timing generation and control. The PLL contains a prescaler to divide the input clock applied on EXTCLK, a VCO to multiply the prescaler output, and a set of dividers to generate the output clocks. The clocking structure is shown in Figure 25.

Figure 25: Clocking Structure




Figure 25 shows the different clocks and the register names. It also shows the default setting for each divider/multiplier control register, and the range of legal values for each divider/multiplier control register. The vt and op sys clk Divider is hardwired in the design. The PLL default settings support the HiSpi interface.

From the diagram, the clock frequencies can be calculated for the HiSpi interface using a 15 MHz input clock as follows:

Internal pixel clock used to readout the pixel array:

$$clk_pixel_freq_mhz = \frac{ext_clk_freq_mhz \times pll_multiplier}{pre_pll_clk_div \times vt_pix_clk_div \times row_speed [2:0]} = \frac{15\ MHz \times 64}{2 \times 3 \times 1} = 160\ MHz \quad (EQ\ 1)$$

External pixel clock used to output the data:

$$clk_op_freq_mhz = \frac{ext_clk_freq_mhz \times pll_multiplier}{pre_pll_clk_div \times op_pix_clk_div \times row_speed [10:8]} = \frac{15\ MHz \times 64}{2 \times 12 \times 1} = 40\ MHz \quad (EQ\ 2)$$

Internal master clock:

$$vt_pix_clk_freq_mhz/2 \quad (EQ\ 3)$$

The parameter limit register space contains registers that declare the minimum and maximum allowable values for:

- The frequency allowable on each clock.
- The divisors that are used to control each clock.



The following factors determine what are valid values, or combinations of valid values, for the divider/multiplier control registers:

- The minimum/maximum frequency limits for the associated clock must be met.
 - `pll_ip_clk_freq` must be in the range 6–48 MHz. Higher frequencies are preferred.
- PLL internal VCO frequency must be in the range 384–768 MHz. The minimum/maximum value for the divider/multiplier must be met.
 - Range for `m`: 32–128.
 - Range for `n`: 0–63. Range for `(n + 1)`: 1–64.
- The `op_pix_clk` must never run faster than the `vt_pix_clk` to ensure that the output data stream is contiguous. When using the HiSPi serial interface, the `op_pix_clk` must be 1/4 of the `vt_pix_clk`.
- The `op_sys_clk_div` divider must match the bit-depth of the image when using HiSPi. For example, `op_sys_clk_div` must be set to 12 for a 12-bit HiSPi output. This is not required when using the parallel interface.
- When using the parallel interface, the `op_pix_clk` must be half of the `vt_pix_clk`.
- The output line time (including the necessary blanking) must be output in a time equal to or less than the time defined by `line_length_pck`.

Although the PLL VCO input frequency range is advertised as 6–48 MHz, superior performance is obtained by keeping the VCO input frequency as high as possible.

The usage of the output clocks is shown below:

- `clk_pixel` is used by the sensor core to control the timing of the pixel array. The sensor core produces one 12-bit pixel each `vt_pix_clk` period. The line length (`line_length_pck`) and fine integration time (`fine_integration_time`) are controlled in increments of the `clk_pixel` period.
- `clk_op` is used to load parallel pixel data from the output FIFO. The output FIFO generates one pixel each `op_pix_clk` period.

An example of the parallel configuration for the PLL will use an input clock of 10 MHz, an internal pixel clock of 160 MHz, and an output clock of 80 MHz. In this configuration:

$$n = 1$$

$$m = 64$$

$$vt_sys_clk_div = 2$$

$$op_sys_clk_div = 1$$

$$vt_pix_clk_div = 2$$

$$op_pix_clk_div = 8$$

Internal pixel clock used to readout the pixel array:

$$clk_pixel_freq_mhz = \frac{ext_clk_freq_mhz \times pll_multiplier}{pre_pll_clk_div \times vt_pix_clk_div \times row_speed [2:0]} = \frac{10 \text{ MHz} \times 64}{1 \times 2 \times 2} = 160 \text{ MHz} \quad (EQ 4)$$

The external pixel clock used to output the data:

$$clk_op_freq_mhz = \frac{ext_clk_freq_mhz \times pll_multiplier}{pre_pll_clk_div \times op_pix_clk_div \times row_speed [10:8]} = \frac{10 \text{ MHz} \times 64}{1 \times 1 \times 8} = 80 \text{ MHz}$$

Programming the PLL Divisors

The PLL divisors must be programmed while the MT9J001 is in the software standby state. After programming the divisors, wait for the VCO lock time before enabling the PLL. The PLL is enabled by entering the streaming state.



An external timer will need to delay the entrance of the streaming mode by 1 millisecond so that the PLL can lock.

The effect of programming the PLL divisors while the MT9J001 is in the streaming state is undefined.

Clock Control

The MT9J001 uses an aggressive clock-gating methodology to reduce power consumption. The clocked logic is divided into a number of separate domains, each of which is only clocked when required.

When the MT9J001 enters a low-power state, almost all of the internal clocks are stopped. The only exception is that a small amount of logic is clocked so that the two-wire serial interface continues to respond to READ and WRITE requests.

Features

Scaler

The MT9J001 sensor includes scaling capabilities. This allows the user to generate full field-of-view, low resolution images. Scaling is advantageous because it uses all pixel values to calculate the output image which helps to avoid aliasing. It is also more convenient than binning because the scale factor varies smoothly and the user is not limited to certain ratios of size resolution.

The scaling factor is programmable in 1/16 steps.

$$ScaleFactor = \frac{scale_n}{scale_m} = \frac{16}{scale_m} \quad (EQ 5)$$

scale_n is fixed at 16.

scale_m is adjustable with R0x0404

Legal values for *m* are 16 through 128. The user has the ability to scale from 1:1 (*m* = 16) to 1:8 (*m* = 128).

Shading Correction

Lenses tend to produce images whose brightness is significantly attenuated near the edges. There are also other factors causing color plane nonuniformity in images captured by image sensors. The cumulative result of all these factors is known as image shading. The MT9J001 has an embedded shading correction module that can be programmed to counter the shading effects on each individual Red, GreenB, GreenR, and Blue color signal.

The Correction Function

Color-dependent solutions are calibrated using the sensor, lens system and an image of an evenly illuminated, featureless gray calibration field. From the resulting image, register values for the color correction function (coefficients) can be derived.

The correction functions can then be applied to each pixel value to equalize the response across the image as follows:

$$P_{corrected}(row, col) = P_{sensor}(row, col) * f(row, col) \quad (EQ 6)$$

where P are the pixel values and f is the color dependent correction functions for each color channel.

Each function includes a set of color-dependent coefficients defined by registers R0x3600–3726. The function's origin is the center point of the function used in the calculation of the coefficients. Using an origin near the central point of symmetry of the sensor response provides the best results. The center point of the function is determined by ORIGIN_C (R0x3782) and ORIGIN_R (R0x3784) and can be used to counter an offset in the system lens from the center of the sensor array.

One-Time Programmable Memory

The MT9J001 has a two-byte OTP memory that can be utilized during module manufacturing to store specific information about the module. This feature provides system integrators and module manufacturers the ability to label and distinguish various module types based on lens, IR-cut filter, or other properties.

During the programming process, a dedicated pin for high voltage needs to be provided to perform the anti-fusing operation. This voltage (V_{PP}) would need to be $8.5V \pm 3\%$. Instantaneous V_{PP} cannot exceed 9V at any time. The completion of the programming process will be communicated by a register through the two-wire serial interface.

Because this programming pin needs to sustain a higher voltage than other input/output pins, having a dedicated high voltage pin (V_{PP}) minimizes the design risk. If the module manufacturing process can probe the sensor at the die or PCB level (that is, supply all the power rails, clocks, two-wire serial interface signals), then this dedicated high voltage pin does not need to be assigned to the module connector pinout. However, if the V_{PP} pin needs to be bonded out as a pin on the module, the trace for V_{PP} needs to carry a maximum of 1mA is needed for programming only. This pin should be left floating once the module is integrated to a design. If the V_{PP} pin does not need to be bonded-out as a pin on the module, it should be left floating inside the module.

The programming of the OTP memory requires the sensor to be fully powered and remain in software standby with its clock input applied. The information will be programmed through the use of the two-wire serial interface, and once the data is written to an internal register, the programming host machine will apply a high voltage to the programming pin, and send a program command to initiate the anti-fusing process. After the sensor has finished programming the OTP memory, a status bit will be set to indicate the end of the programming cycle, and the host machine can poll the setting of the status bit through the two-wire serial interface. Only one programming cycle for the 16-bit word can be performed.


Reading the OTP memory data requires the sensor to be fully powered and operational with its clock input applied. The data can be read through a register from the two-wire serial interface.

The steps below describe the process to program and verify the programmed data in the OTP memory:

1. Apply power to all the power rails of the sensor (V_{DD} , V_{DD_IO} , V_{AA} , V_{AA_PIX} , V_{DD_PLL} , and V_{DD_TX0}).
 - 1a. Set V_{AA} to 3.1V during OTP memory programming phase.
 - 1b. V_{PP} needs to be floated during this phase.
 - 1c. Other supplies at nominal.
2. Provide 24 MHz EXTCLK clock input. The PLL settings are discussed at the end of the document.

3. Perform the proper reset sequence to the sensor.
4. Place the sensor in soft standby (sensor default state upon power-up) or ensure the streaming is turned OFF when the part is in active mode.
5. VPP ramps to 8.5V in preparation to program. Power supply (VPP) slew rate should be slower than 1V/ μ s.
6. Program R0x3052 to the value 0x045C.
7. Program R0x3054 to the value 0XEA99.
8. Write the 16 bit word data by programming R0x304C.
9. Initiate the OTP memory programming process by programming R0x304A[0] to the value 0x0001.
10. Check R0x304A [2] = 1, until bit is set to "1" to check for program completion.
11. Repeat steps 9 and 10 two more times.
12. Remove high voltage and float VPP pin.
13. Power down the sensor.
14. Apply nominal power to all the power rails of the sensor VDD, VDD_IO, VAA, VAA_PIX and VDD_PLL). VPP must be floated.
15. Set EXTCLK to normal or customer defined operating frequency.
16. Perform the proper reset sequence to the sensor.
17. Initiate the OTP memory reading process by setting R0x304A[4] to the value 0x0010.
18. Poll the register bit R0x304A[6] until bit set to "1" to check for read completion.
19. Read the 16 bit word data from the R0x304E.

Figure 26: Sequence for Programming the MT9J001





Sensor Readout Configuration

Image Acquisition Modes

The MT9J001 supports two image acquisition modes:

1. Electronic rolling shutter (ERS) mode

This is the normal mode of operation. When the MT9J001 is streaming; it generates frames at a fixed rate, and each frame is integrated (exposed) using the ERS. When the ERS is in use, timing and control logic within the sensor sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and subsequently reading that row, the pixels in the row integrate incident light. The integration (exposure) time is controlled by varying the time between row reset and row readout. For each row in a frame, the time between row reset and row readout is fixed, leading to a uniform integration time across the frame. When the integration time is changed (by using the two-wire serial interface to change register settings), the timing and control logic controls the transition from old to new integration time in such a way that the stream of output frames from the MT9J001 switches cleanly from the old integration time to the new while only generating frames with uniform integration. See "Changes to Intergration Time" in the MT9J001 Register Reference.

2. Global reset mode

This mode can be used to acquire a single image at the current resolution. In this mode, the end point of the pixel integration time is controlled by an external electro-mechanical shutter, and the MT9J001 provides control signals to interface to that shutter. The operation of this mode is described in detail in "Global Reset" on page 52.

The benefit of using an external electromechanical shutter is that it eliminates the visual artifacts associated with ERS operation. Visual artifacts arise in ERS operation, particularly at low frame rates, because an ERS image effectively integrates each row of the pixel array at a different point in time.

Window Control

The sequencing of the pixel array is controlled by the `x_addr_start`, `y_addr_start`, `x_addr_end`, and `y_addr_end` registers. For both parallel and serial interfaces, the output image size is controlled by the `x_output_size` and `y_output_size` registers.

Pixel Border


The default settings of the sensor provide a 3840H x 2748V image. A border of up to 8 pixels (4 in binning) on each edge can be enabled by reprogramming the `x_addr_start`, `y_addr_start`, `x_addr_end`, `y_addr_end`, `x_output_size`, and `y_output_size` registers accordingly. This provides a total active pixel array of 3856H x 2764V including border pixels.

Readout Modes

Horizontal Mirror

When the horizontal_mirror bit is set in the image_orientation register, the order of pixel readout within a row is reversed, so that readout starts from x_addr_end and ends at x_addr_start. Figure 27 shows a sequence of 6 pixels being read out with horizontal_mirror = 0 and horizontal_mirror = 1. Changing horizontal_mirror causes the Bayer order of the output image to change; the new Bayer order is reflected in the value of the pixel_order register.


Figure 27: Effect of Horizontal Mirror on Readout Order



Vertical Flip

When the vertical_flip bit is set in the image_orientation register, the order in which pixel rows are read out is reversed, so that row readout starts from y_addr_end and ends at y_addr_start. Figure 28 shows a sequence of 6 rows being read out with vertical_flip = 0 and vertical_flip = 1. Changing vertical_flip causes the Bayer order of the output image to change; the new Bayer order is reflected in the value of the pixel_order register.


Figure 28: Effect of Vertical Flip on Readout Order



Subsampling


The MT9J001 supports subsampling. This feature allows the sensor to read out a sample of pixels available on the array. The most common subsampling used is either a 2x2 or 4x4 where every 2nd or 4th pixel is read in the x and y direction.

Figure 29: Pixel Array Readout Without Subsampling and With 2x2 Skipping




Pixel skipping can be configured up to 4x in the x-direction and 32x in the y-direction. Skipping pixels in the x-direction will reduce the row-time while skipping in the y-direction will reduce the number of rows readout from the sensor. Skipping in both directions will reduce the frame-time and is a common method used to increase the sensor frame-rate. Skipping will introduce image artifacts from aliasing.

Figure 30: Combinations of Pixel Skipping in the MT9J001 Sensor



The subsampling feature can also bin or sum the skipped pixels. Pixel binning will sample pixels and average the value together in the analog domain. Summing will add the charge or voltage values of the neighboring pixels together.

Figure 31: Pixel Binning and Summing



The pixel summing must be done with adjacent pixels within the same color plane. The pixel binning can be configured to combine adjacent pixels or to combine every other pixel.

The pixel subsampling can be configured as a combination of skipping and binning or summing. This type of subsampling is typically used to achieve the best combination of pixel responsivity and frame rate. The summing and skipping implementation will sum neighboring pixels on the same color plane and skip over the adjacent group of pixels.

Figure 32 on page 46 shows that neighboring pixels are summed together. In the case that a subsampling factor of 4x or greater is used with summing, the neighboring pixels will also be summed together.

Figure 32: Pixel Skipping Combined with Summing or Binning




Table 15 shows the different combinations of subsampling available with the MT9J001 sensor. The sensor cannot combine pixels using two different methods in the same direction. This means that bin-xy and sum-y are not valid combinations with the sensor. As well, the bin-xy is limited to a skip of 4x in the vertical direction.

Table 15: Subsampling Combinations

Skip Y	Skip X	Bin X	Bin XY	Sum X	Sum XY
1	1	–	–	–	–
	2	Y	–	Y	–
	4	Y	–	Y	–
2	1	–	–	–	Y
	2	Y	Y	Y	Y
	4	Y	Y	Y	Y
4	1	–	–	–	Y
	2	Y	Y	Y	Y
	4	Y	Y	Y	Y
8	1	–	–	–	Y
	2	Y	–	Y	Y
	4	Y	–	Y	Y
16	1	–	–	–	Y
	2	Y	–	Y	Y
	4	Y	–	Y	Y
32	1	–	–	–	Y
	2	Y	–	Y	Y
	4	Y	–	Y	Y

Frame Rate Control

The frame-time is calculated as the row-time multiplied by the number of rows (frame_length_lines). The row-time is referred to in these calculations as the number of pixel clocks read per row (line_length_pck) multiplied by the vt_pix_clk frequency.

The formulas for calculating the frame rate of the MT9J001 are shown below.

The line length is programmed in pixel clock periods through the register line_length_pck. The minimum value can be determined as the largest value found in Equation 7. These are the required values for either the array readout or the bandwidth available to the parallel or serial interface.

Absolute Minimum Array Line Length Pck

minimum line_length_pck = min_line_length_pck (see Table 16, “Minimum Row Time and Blanking Numbers,” on page 48)

Array Readout Line Length Pck

$$\left[\frac{x_addr_end - x_addr_start + x_odd_inc}{2x \left(\frac{x_odd_inc + 1}{2} \right)} + min_line_blanking_pck \right] \quad (EQ 7)$$

Interface Line Length Pck

$$x_output_size \left(\frac{op_pix_clk}{vt_pix_clk} \right) + 30 \text{ (For parallel)} \quad (EQ 8)$$

$$\left(\frac{x_output_size}{4} \right) \frac{op_pix_clk}{vt_pix_clk} + 30 \text{ (For HiSPi)} \quad (EQ 9)$$

Note that line_length_pck will be the maximum of the three equations. The second equation describes the limitations from the readout of the pixel array while the third determines the frame-rate of the output interface. The frame-rate using HiSPi will always be higher than using the parallel interface. Values for min_line_blanking_pck are provided in “Minimum Row Time” on page 48.

The frame length is programmed directly in number of lines in the register frame_line_length. For a specific window size, the minimum frame length is shown in Equation 10:

$$minimum_frame_length_lines = \left(\frac{y_addr_end - y_addr_start + 1}{subsampling_factor} + min_frame_blanking_lines \right) \quad (EQ 10)$$

The frame rate can be calculated from these variables and the pixel clock speed as shown in Equation 11:

$$frame\ rate = \frac{vt_pixel_clock_mhz \times 1 \times 10^6}{line_length_pck \times frame_length_lines} \quad (EQ 11)$$

If coarse_integration_time is set larger than frame_length_lines the frame size will be expanded to coarse_integration_time + 1.



Minimum Row Time

The minimum row time and blanking values with default register settings are shown in Table 16.

Table 16: Minimum Row Time and Blanking Numbers

Register	No Row Binning			Row Binning		
row_speed[2:0]	1	2	4	1	2	4
min_line_blanking_pck	0x046E	0x029A	0x01B0	0x0822	0x046C	0x0292
min_line_length_pck	0x0670	0x03E0	0x02F0	0x0CC0	0x0660	0x03D8

In addition, enough time must be given to the output FIFO so it can output all data at the set frequency within one row time.

There are therefore three checks that must all be met when programming line_length_pck:

1. line_length_pck ≥ min_line_length_pck in Table 16.
2. $\text{line_length_pck} > 0.5 * (\text{x_addr_end} - \text{x_addr_start} + \text{x_odd_inc}) / ((1 + \text{x_odd_inc}) / 2) + \text{min_line_blanking_pck}$ in Table 16.
3. The row time must allow the FIFO to output all data during each row.
Parallel - $\text{line_length_pck} > (\text{x_output_size}) * \text{"vt_pix_clk period"} / \text{"op_pix_clk period"} + 0x005E$.
HiSPi (4-lane) - $\text{line_length_pck} > (1/4) * (\text{x_output_size}) * \text{"vt_pix_clk period"} / \text{"op_pix_clk period"} + 0x005E$.

Minimum Frame Time

The minimum number of rows in the image is 2, so min_frame_length_lines will always equal (min_frame_blanking_lines + 2).

Table 17: Minimum Frame Time and Blanking Numbers

Register	
min_frame_blanking_lines	0x008F
min_frame_length_lines	0x0091

Fine Integration Time Limits

The limits for the fine_integration_time can be found from fine_integration_time_min and fine_integration_time_max_margin. Values for different mode combinations are shown in Table 18.

Table 18: Fine_Integration_Time Limits

Register	No Row Binning			Row Binning		
row_speed[2:0]	1	2	4	1	2	4
fine_integration_time_min	0x03F2	0x020A	0x094	0x07B2	0x03AE	0x010C
fine_integration_time_max_margin	0x027E	0x012E	0x0108	0x050E	0x0276	0x0224

Fine Correction

For the fine_integration_time limits, the fine_correction constant will change with the pixel clock speed and binning mode. These values are shown in Table 19.



Table 19: Fine_Correction Values

Register	No Row Binning			Row Binning		
	1	2	4	1	2	4
row_speed[2:0]	1	2	4	1	2	4
fine_correction	0x09C	0x048	0x01E	0x0134	0x094	0x044

Low Power Mode

The MT9J001 sensor supports a low power mode, which can be entered by programming register bit read_mode[9]. Setting this bit will do the following:

- Double the value of pc_speed[2:0] internally. This means halving the internal pixel clock frequency.
- Lower currents in the analog domain. This can be done by setting a low power bit in the static control register. The current will be halved where appropriate in the analog domain.

Note that enabling the low power mode will not put the sensor in subsampling mode. This will have to be programmed separately as described earlier in this document. Low power is independent of the readout mode and can also be enabled in full resolution mode. Because the pixel clock speed is halved, the frame rates that can be achieved with low power mode are lower than in full power mode.

Because only internal pixel clock speeds of 1, 2, and 4 are supported, low power mode combined with pc_speed[2:0] = 4 is an illegal combination.

Any limitations related to changing the internal pixel clock speed will also apply to low power mode, because it automatically changes the pixel clock speed. Therefore, the limiter registers need to be reprogrammed to match the new internal pixel clock frequency.

Integration Time

The integration (exposure) time of the MT9J001 is controlled by the fine_integration_time and coarse_integration_time registers.

The limits for the fine integration time are defined by:

$$fine_integration_time_min \leq fine_integration_time \leq (line_length_pck - fine_integration_time_max_margin) \quad (EQ\ 12)$$

The limits for the coarse integration time are defined by:

$$coarse_integration_time_min \leq coarse_integration_time \quad (EQ\ 13)$$

The actual integration time is given by:

$$integration_time = \frac{((coarse_integration_time * line_length_pck) + fine_integration_time)}{(vt_pix_clk_freq_mhz * 10^6)} \quad (EQ\ 14)$$

It is required that:

$$coarse_integration_time <= (frame_length_lines - coarse_integration_time_max_margin) \quad (EQ\ 15)$$

If this limit is exceeded, the frame time will automatically be extended to (coarse_integration_time + coarse_integartion_time_max_margin) to accommodate the larger integration time.



Aptina Imaging Gain Model

The Aptina Imaging gain model uses color-specific registers to control both analog and digital gain to the sensor. These registers are:

- global_gain
- greenR_gain
- red_gain
- blue_gain
- greenB_gain

The registers provide three 2x and one 4x analog gain stages. The first analog gain stage has a granularity of 64 steps over 2x gain. A digital gain from 1-7x can also be applied.

$$analog\ gain = (8/(8-g(colamp)<11:9>) \times (1 + color_gain[8])(1 + color_gain[7])(color_gain[6:0]/64) \quad (EQ\ 16)$$

Bits 11 to 9 are also restricted to 0, 4, and 6. This limits the particular gain stage to 4x.

As a result of the different gain stages, analog gain levels can be achieved in different ways. The recommended gain sequence is shown below in Table 20.

Table 20: Recommended Gain Stages

Desired Gain	Recommended Gain Register Setting
1–1.98	0x1040–0x107F
2–3.97	0x1840–0x187F
4–7.94	0x1C40–0x1C7F
8–15.875	0x1CC0–0x1CFF
16–31.75	0x1DC0–0x1DFF

Flash Control

The MT9J001 supports both xenon and LED flash through the FLASH output signal. The timing of the FLASH signal with the default settings is shown in Figure 33, and in Figure 34 and Figure 35 on page 51. The flash and flash_count registers allow the timing of the flash to be changed. The flash can be programmed to fire only once, delayed by a few frames when asserted, and (for xenon flash) the flash duration can be programmed.

Enabling the LED flash will cause one bad frame, where several of the rows only have the flash on for part of their integration time. This can be avoided either by first enabling mask bad frames (write reset_register[9] = 1) before the enabling the flash or by forcing a restart (write reset_register[1] = 1) immediately after enabling the flash; the first bad frame will then be masked out, as shown in Figure 35 on page 51. Read-only bit flash[14] is set during frames that are correctly integrated; the state of this bit is shown in Figures 33, 34, and 35.

Figure 33: Xenon Flash Enabled






Figure 34: LED Flash Enabled



- Notes:
1. Integration time = number of rows in a frame.
 2. Bad frames will be masked during LED flash operation when mask bad frames bit field is set (R0x301A[9] = 1).
 3. An option to invert the flash output signal through R0x3046[7] is also available.

Figure 35: LED Flash Enabled Following Forced Restart



Global Reset

Global reset mode allows the integration time of the MT9J001 to be controlled by an external electromechanical shutter. Global reset mode is generally used in conjunction with ERS mode. The ERS mode is used to provide viewfinder information, the sensor is switched into global reset mode to capture a single frame, and the sensor is then returned to ERS mode to restore viewfinder operation.

Overview of Global Reset Sequence

The basic elements of the global reset sequence are:

1. By default, the sensor operates in ERS mode and the SHUTTER output signal is LOW. The electromechanical shutter must be open to allow light to fall on the pixel array. Integration time is controlled by the `coarse_integration_time` and `fine_integration_time` registers.
2. A global reset sequence is triggered.
3. All of the rows of the pixel array are placed in reset.
4. All of the rows of the pixel array are taken out of reset simultaneously. All rows start to integrate incident light. The electromechanical shutter may be open or closed at this time.
5. If the electromechanical shutter has been closed, it is opened.
6. After the desired integration time (controlled internally or externally to the MT9J001), the electromechanical shutter is closed.
7. A single output frame is generated by the sensor with the usual LV, FV, PIXCLK, and DOUT timing. As soon as the output frame has completed (FV de-asserts), the electromechanical shutter may be opened again.
8. The sensor automatically resumes operation in ERS mode.

This sequence is shown in Figure 36. The following sections expand to show how the timing of this sequence is controlled.

Figure 36: Overview of Global Reset Sequence

ERS	Row Reset	Integration	Readout	ERS
-----	-----------	-------------	---------	-----

Entering and Leaving the Global Reset Sequence

A global reset sequence can be triggered by a register write to `global_seq_trigger[0]` (global trigger, to transition this bit from a 0 to a 1) or by a rising edge on a suitably-configured GPI input (see “Trigger Control” on page 36).

When a global reset sequence is triggered, the sensor waits for the end of the current row. When LV de-asserts for that row, FV is de-asserted 6 PIXCLK periods later, potentially truncating the frame that was in progress.

The global reset sequence completes with a frame readout. At the end of this readout phase, the sensor automatically resumes operation in ERS mode. The first frame integrated with ERS will be generated after a delay of approximately:

$$((13 + \text{coarse_integration_time}) * \text{line_length_pck}).$$

This sequence is shown in Figure 37.

While operating in ERS mode, double-buffered registers are updated at the start of each frame in the usual way. During the global reset sequence, double-buffered registers are updated just before the start of the readout phase.

Figure 37: Entering and Leaving a Global Reset Sequence




Programmable Settings

The registers `global_rst_end` and `global_read_start` allow the duration of the row reset phase and the integration phase to be controlled, as shown in Figure 38. The duration of the readout phase is determined by the active image size.

As soon as the `global_rst_end` count has expired, all rows in the pixel array are simultaneously taken out of reset and the pixel array begins to integrate incident light.


Figure 38: Controlling the Reset and Integration Phases of the Global Reset Sequence



Control of the Electromechanical Shutter

Figure 39 shows two different ways in which a shutter can be controlled during the global reset sequence. In both cases, the maximum integration time is set by the difference between `global_read_start` and `global_rst_end`. In shutter example 1, the shutter is open during the initial ERS sequence and during the row reset phase. The shutter closes during the integration phase. The pixel array is integrating incident light from the start of the integration phase to the point at which the shutter closes. Finally, the shutter opens again after the end of the readout phase. In shutter example 2, the shutter is open during the initial ERS sequence and closes sometime during the row reset phase. The shutter both opens and closes during the integration phase. The pixel array is integrating incident light for the part of the integration phase during which the shutter is open. As for the previous example, the shutter opens again after the end of the readout phase.

Figure 39: Control of the Electromechanical Shutter



It is essential that the shutter remains closed during the entire row readout phase (that is, until FV has de-asserted for the frame readout); otherwise, some rows of data will be corrupted (over-integrated).

It is essential that the shutter closes before the end of the integration phase. If the row readout phase is allowed to start before the shutter closes, each row in turn will be integrated for one row-time longer than the previous row.


After FV de-asserts to signal the completion of the readout phase, there is a time delay of approximately $10 * \text{line_length_pck}$ before the sensor starts to integrate light-sensitive rows for the next ERS frame. It is essential that the shutter be opened at some point in this time window; otherwise, the first ERS frame will not be uniformly integrated.

The MT9J001 provides a SHUTTER output signal to control (or help the host system control) the electromechanical shutter. The timing of the SHUTTER output is shown in Figure 40 on page 55. SHUTTER is de-asserted by default. The point at which it asserts is controlled by the programming of `global_shutter_start`. At the end of the global reset readout phase, SHUTTER de-asserts approximately $2 * \text{line_length_pck}$ after the de-assertion of FV.

This programming restriction must be met for correct operation:

$$\text{global_read_start} > \text{global_shutter_start}$$


Figure 40: Controlling the SHUTTER Output



Using FLASH with Global Reset

If `global_seq_trigger[2] = 1` (global flash enabled) when a global reset sequence is triggered, the FLASH output signal will be pulsed during the integration phase of the global reset sequence. The FLASH output will assert a fixed number of cycles after the start of the integration phase and will remain asserted for a time that is controlled by the value of the `flash_count` register, as shown in Figure 41.

Figure 41: Using FLASH With Global Reset



External Control of Integration Time

If `global_seq_trigger[1] = 1` (global bulb enabled) when a global reset sequence is triggered, the end of the integration phase is controlled by the level of trigger (`global_seq_trigger[0]` or the associated GPI input). This allows the integration time to be controlled directly by an input to the sensor.

This operation corresponds to the shutter “B” setting on a traditional camera, where “B” originally stood for “Bulb” (the shutter setting used for synchronization with a magnesium foil flash bulb) and was later considered to stand for “Brief” (an exposure that was longer than the shutter could automatically accommodate).

When the trigger is de-asserted to end integration, the integration phase is extended by a further time given by $\text{global_read_start} - \text{global_shutter_start}$. Usually this means that `global_read_start` should be set to $\text{global_shutter_start} + 1$.

The operation of this mode is shown in Figure 42 on page 56. The figure shows the global reset sequence being triggered by the GPI2 input, but it could be triggered by any of the GPI inputs or by the setting and subsequent clearing of the `global_seq_trigger[0]` under software control.

The integration time of the GRR sequence is defined as:

$$\text{Integration Time} = \frac{\text{global_scale} \times [\text{global_read_start} - \text{global_shutter_start} - \text{global_rst_end}]}{\text{vt_pix_clk_freq_mhz}} \quad (\text{EQ 17})$$

Where:

$$\text{global_read_start} = (2^{16} \times \text{global_read_start2}[7:0] + \text{global_read_start1}[15:0]) \quad (\text{EQ 18})$$

$$\text{global_shutter_start} = (2^{16} \times \text{global_shutter_start2}[7:0] + \text{global_shutter_start1}[15:0]) \quad (\text{EQ 19})$$


The integration equation allows for 24-bit precision when calculating both the shutter and readout of the image. The `global_rst_end` has only 16-bit as the array reset function and requires a short amount of time.

The integration time can also be scaled using `global_scale`. The variable can be set to 0–512, 1–2048, 2–128, and 3–32.

These programming restrictions must be met for correct operation of bulb exposures:

- `global_read_start > global_shutter_start`
- `global_shutter_start > global_rst_end`
- `global_shutter_start` must be smaller than the exposure time (that is, this counter must expire before the trigger is de-asserted)

Figure 42: Global Reset Bulb



Retriggering the Global Reset Sequence

The trigger for the global reset sequence is edge-sensitive; the global reset sequence cannot be retriggered until the global trigger bit (in the `global_seq_trigger` register) has been returned to “0,” and the GPI (if any) associated with the trigger function has been de-asserted.


The earliest time that the global reset sequence can be retriggered is the point at which the SHUTTER output de-asserts; this occurs approximately $2 * \text{line_length_pck}$ after the negation of FV for the global reset readout phase.

The frame that is read out of the sensor during the global reset readout phase has exactly the same format as any other frame out of the serial pixel data interface, including the addition of two lines of embedded data. The values of the `coarse_integration_time` and `fine_integration_time` registers within the embedded data match the programmed values of those registers and do *not* reflect the integration time used during the global reset sequence.

Global Reset and Soft Standby

If the mode_select[stream] bit is cleared while a global reset sequence is in progress, the MT9J001 will remain in streaming state until the global reset sequence (including frame readout) has completed, as shown in Figure 43.

Figure 43: Entering Soft Standby During a Global Reset Sequence





Sensor Core Digital Data Path

Test Patterns

The MT9J001 supports a number of test patterns to facilitate system debug. Test patterns are enabled using `test_pattern_mode` (R0x0600–1). The test patterns are listed in Table 21.

Table 21: Test Patterns

test_pattern_mode	Description
0	Normal operation: no test pattern
1	Solid color
2	100% color bars
3	Fade-to-gray color bars
4	PN9 link integrity pattern (only on sensors with serial interface)
256	Walking 1s (12-bit value)
257	Walking 1s (10-bit value)
258	Walking 1s (8-bit value)

Test patterns 0–3 replace pixel data in the output image (the embedded data rows are still present). Test pattern 4 replaces all data in the output image (the embedded data rows are omitted and test pattern data replaces the pixel data).

HiSPi Test Patterns

Test patterns specific to the HiSPi are also generated. The test patterns are enabled by using `test_enable` (R0x31C6 - 7) and controlled by `test_mode` (R0x31C6[6:4]).

Table 22: HiSPi Test Patterns

test_mode	Description
0	Transmit a constant 0 on all enabled data lanes.
1	Transmit a constant 1 on all enabled data lanes.
2	Transmit a square wave at half the serial data rate on all enabled data lanes.
3	Transmit a square wave at the pixel rate on all enabled data lanes.
4	Transmit a continuous sequence of pseudo random data, with no SAV code, copied on all enabled data lanes.
5	Replace data from the sensor with a known sequence copied on all enabled data lanes.

For all of the test patterns, the MT9J001 registers must be set appropriately to control the frame rate and output timing. This includes:

- All clock divisors
- `x_addr_start`
- `x_addr_end`
- `y_addr_start`
- `y_addr_end`
- `frame_length_lines`
- `line_length_pck`
- `x_output_size`
- `y_output_size`



Test Cursors

The MT9J001 supports one horizontal and one vertical cursor, allowing a crosshair to be superimposed on the image or on test patterns 1–3. The position and width of each cursor are programmable in R0x31E8–R0x31EE. Both even and odd cursor positions and widths are supported.


Each cursor can be inhibited by setting its width to “0.” The programmed cursor position corresponds to the x and y addresses of the pixel array. For example, setting `horizontal_cursor_position` to the same value as `y_addr_start` would result in a horizontal cursor being drawn starting on the first row of the image. The cursors are opaque (they replace data from the imaged scene or test pattern). The color of each cursor is set by the values of the Bayer components in the `test_data_red`, `test_data_greenR`, `test_data_blue` and `test_data_greenB` registers. As a consequence, the cursors are the same color as test pattern 1 and are therefore invisible when test pattern 1 is selected.

When `vertical_cursor_position = 0x0FFF`, the vertical cursor operates in an automatic mode in which its position advances every frame. In this mode the cursor starts at the column associated with `x_addr_start = 0` and advances by a step-size of 8 columns each frame, until it reaches the column associated with `x_addr_start = 2040`, after which it wraps (256 steps). The width and color of the cursor in this automatic mode are controlled in the usual way.

The effect of enabling the test cursors when the `image_orientation` register is non-zero is not defined by the design specification. The behavior of the MT9J001 is shown in Figure 44 on page 60 and the test cursors are shown as translucent, for clarity. In practice, they are opaque (they overlay the imaged scene). The manner in which the test cursors are affected by the value of `image_orientation` can be understood from these implementation details:

- The test cursors are inserted last in the data path, the cursor is applied with out any sensor corrections.
- The drawing of a cursor starts when the pixel array row or column address is within the address range of cursor start to cursor start + width.
- The cursor is independent of image orientation.

Figure 44: Test Cursor Behavior With Image Orientation



Timing Specifications

Power-Up Sequence

The recommended power-up sequence for the MT9J001 is shown in Figure 45. The available power supplies—VDD_IO, VDD, VDD_TX, VDD_PLL, VAA, VAA_PIX, VDD_SLVS, VDD_SLVS_TX—can be turned on at the same time or have the separation specified below.

1. Turn on VDD_IO power supply.
2. After 1–500ms, turn on VDD and VDD_TX power supply.
3. After 1–500ms, turn on VDD_PLL and VAA/VAA_PIX power supplies.
4. After the last power supply is stable, enable EXTCLK.
5. Assert RESET_BAR for at least 1ms.
6. Wait 2400 EXTCLKs for internal initialization into software standby.
7. Configure PLL, output, and image settings to desired values
8. Set mode_select = 1 (R0x0100).
9. Wait 1ms for the PLL to lock before streaming state is reached.

Figure 45: Power-Up Sequence




Table 23: Power-Up Sequence

Definition	Symbol	Min	Typ	Max	Unit
VDD_IO to VDD, VDD_TX time	t_1	0	–	500	ms
VDD, VDD_TX to VDD_PLL time	t_2	0	–	500	ms
VDD, VDD_TX to VAA/VAA_PIX time	t_3	0	–	500	ms
VAA, VAA_PIX to VDD_SLVS_TX	t_4	–	–	500	ms
Active hard reset	t_5	1	–	–	ms
Internal initialization	t_6	2400	–	–	EXTCLKs
PLL lock time	t_7	1	–	–	ms

Note: Digital supplies must be turned on before analog supplies.

Power-Down Sequence

The recommended power-down sequence for the MT9J001 is shown in Figure 46. The available power supplies—VDD_IO, VDD, VDD_TX0, VDD_PLL, VAA, VAA_PIX, VDD_SLVS, VDD_SLVS_TX—can be turned off at the same time or have the separation specified below.

1. Disable streaming if output is active by setting mode_select = 0 (R0x0100).
2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
3. Assert hard reset by setting RESET_BAR to a logic “0.”
4. Turn off the VAA/VAA_PIX and VDD_PLL power supplies.
5. After 1–500ms, turn off VDD and VDD_TX0 power supply.
6. After 1–500ms, turn off VDD_IO power supply.

Figure 46: Power-Down Sequence




Table 24: Power-Down Sequence


Definition	Symbol	Min	Typ	Max	Unit
Hard reset	t ₁	1	–	–	ms
VDD_SLVS_TX to VDD time	t ₂	0	–	500	ms
VDD/VAA/VAA_PIX to VDD time	t ₃	0	–	500	ms
VDD_PLL to VDD time	t ₄	0	–	500	ms
VDD to VDD_IO time	t ₅	0	–	500	ms

Hard Standby and Hard Reset

The hard standby state is reached by the assertion of the RESET_BAR pad (hard reset). Register values are not retained by this action, and will be returned to their default values once hard reset is completed. The minimum power consumption is achieved by the hard standby state. The details of the sequence are described below and shown in Figure 47 on page 63.

1. Disable streaming if output is active by setting mode_select = 0 (R0x0100).
2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
3. Assert RESET_BAR (active LOW) to reset the sensor.
4. The sensor remains in hard standby state if RESET_BAR remains in the logic “0” state.

Figure 47: Hard Standby and Hard Reset



Soft Standby and Soft Reset

The MT9J001 can reduce power consumption by switching to the soft standby state when the output is not needed. Register values are retained in the soft standby state. Once this state is reached, soft reset can be enabled optionally to return all register values back to the default. The details of the sequence are described below and shown in Figure 48.


Soft Standby

1. Disable streaming if output is active by setting mode_select = 0 (R0x0100).
2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.

Soft Reset


1. Follow the soft standby sequence listed above.
2. Set software_reset = 1 (R0x0103) to start the internal initialization sequence.
3. After 2400 EXTCLKs, the internal initialization sequence is completed and the current state returns to soft standby automatically. All registers, including software_reset, return to their default values.

Figure 48: Soft Standby and Soft Reset



Spectral Characteristics

Figure 49: Quantum Efficiency





Electrical Characteristics

Table 25: DC Electrical Definitions and Characteristics

^fEXTCLK = 15 MHz; VDD = 1.8V; VDD_IO = 1.8V; VAA = 2.8V; VAA_PIX = 2.8V; VDD_PLL = 2.8V; VDD_SLVS = 1.8V, VDD_SLVS_TX = 0.8V; Output load = 68.5pF; T_j = 60°C; Data Rate = 480 MHz; DLL set to 0, 10Mp frame-rate at 14.7 fps

Definition	Condition	Symbol	Min	Typ	Max	Unit
Core digital voltage		VDD	1.7	1.8	1.9	V
I/O digital voltage	Parallel pixel data interface	VDD_IO	1.7	1.8	1.9	V
Analog voltage		VAA	2.4	2.8	3.1	V
Pixel supply voltage		VAA_PIX	2.4	2.8	3.1	V
PLL supply voltage		VDD_PLL	2.4	2.8	3.1	V
HiSPi digital voltage		VDD_SLVS	1.7	1.8	1.9	V
HiSPi I/O digital voltage		VDD_SLVS_TX	0.3	0.4	0.9	V
Digital operating current	Streaming, full resolution		35	41	45	mA
I/O digital operating current	Streaming, full resolution		0	0	0	mA
Analog operating current	Streaming, full resolution		132	169	190	mA
Pixel supply current	Streaming, full resolution		2.7	7.6	13.3	mA
PLL supply current	Streaming, full resolution		6.5	7	7.5	mA
HiSPi digital operating current	Streaming, full resolution		n/a	20	n/a	mA
HiSPi I/O digital operating current	Streaming, full resolution		13	13.5	14	mA
Soft standby (clock on)			1.3	1.5	1.9	mW


Table 26: Parallel Interface Configured to Use Low Power Mode

^{ff}EXTCLK = 15 MHz; VDD = 1.8V; VDD_IO = 1.8V; VAA = 2.8V; VAA_PIX = 2.8V; VDD_PLL = 2.8V; T_j = 60°C;
Parallel Data Rate = 80Mp/s

	Frame Rate	I _{AA}	I _{DDPLL}	I _{DD}	I _{DDIO}	I _{APIX}	
10MP	7.5 fps	103.29	10.26	23.93	11.53	2.33	388mW
720p60	59.94 fps	122.78	10.25	23.85	11.21	5.39	451mW
1080p30	29.97 fps	114.67	10.26	22.89	4.49	4.14	411mW
VGA60	59.94 fps	82.66	10.27	18.5	4.51	5.25	316mW
Monitor	29.97 fps	69.22	10.28	16.3	6.35	2.76	271mW

Note: Monitor is a low power VGA preview mode. The power consumption values in this table represent a small sample of MT9J001 sensors. The I_{DDIO} current will double if the VDD_IO voltage is raised to 2.8V.

Figure 50: Two-Wire Serial Bus Timing Parameters



Note: Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register address are issued.

Table 27: Two-Wire Serial Register Interface Electrical Characteristics

^{ff}EXTCLK = 15 MHz; VDD = 1.8V; VDD_IO = 1.8V; VAA = 2.8V; VAA_PIX = 2.8V; VDD_PLL = 2.8V; VDD_SLVS = 1.8V, VDD_SLVS_TX = 0.4V; Output load = 68.5pF; T_j = 60°C; Data Rate = 480 MHz; DLL set to 0

Definition	Condition	Symbol	Nom	Unit
Input LOW voltage		V _{IL}	0	V
Input leakage current	No pull up resistor V _{IN} = VDD_IO or DGND	I _{IN}	TBD	µA
Output LOW voltage	At specified 3mA	V _{OL}	0	V
Output LOW current	At V _O drop = 0.4mA	I _{OL}	TBD	mA
Input pad capacitance		C _{IN}	TBD	pF
Load capacitance		C _{LOAD}	TBD	pF

Figure 51: I/O Timing Diagram




Table 28: I/O Timing

$f_{EXTCLK} = 15 \text{ MHz}$; $V_{DD} = 1.8\text{V}$; $V_{DD_IO} = 1.8\text{V}$; $V_{AA} = 2.8\text{V}$; $V_{AA_PIX} = 2.8\text{V}$; $V_{DD_PLL} = 2.8\text{V}$; $V_{DD_SLVS} = 1.8\text{V}$, $V_{DD_SLVS_TX} = 0.4\text{V}$; Output load = 68.5pF; $T_j = 60^\circ\text{C}$; Data Rate = 480 MHz; DLL set to 0

Symbol	Definition	Conditions	Min	Typ	Max	Units
f_{EXTCLK}	Input clock frequency	PLL enabled	6	24	48	MHz
t_{EXTCLK}	Input clock period	PLL enabled	166	41	20	ns
t_R	Input clock rise time		0.1	–	1	V/ns
t_F	Input clock fall time		0.1	–	1	V/ns
	Clock duty cycle		45	50	55	%
t_{JITTER}	Input clock jitter		–	–	0.3	ns
Output pin slew	Fastest	$C_{LOAD} = 15\text{pF}$	–	0.7	–	V/ns
f_{PIXCLK}	PIXCLK frequency	Default	–	80	–	MHz
t_{PD}	PIXCLK to data valid	Default	–	–	3	ns
t_{PFH}	PIXCLK to FRAME_VALID HIGH	Default	–	–	3	ns
t_{PLH}	PIXCLK to LINE_VALID HIGH	Default	–	–	3	ns
t_{PFL}	PIXCLK to FRAME_VALID LOW	Default	–	–	3	ns
t_{PLL}	PIXCLK to LINE_VALID LOW	Default	–	–	3	ns

Figure 52: HiSPi Eye Diagram for Both Clock and Data Signals




Table 29: HiSPi Rise and Fall Times

Measurement Conditions: PHY Supply 1.8V, HiSPi Power Supply 0.8V, Data Rate 480MHz, DLL set to zero

Parameter	Name	Value	Unit
Max Setup Time from Transmitter	TxPRE	0.44	UI
Max Hold Time from Transmitter	TxPost	0.44	UI
RMS Clock jitter t	CLKJITTER	28	ps
Rise time t	RISE	350	ps
Fall time t	FALL	350	ps
Output impedance		66	Ω

Figure 53: HiSpi Skew Between Data Signals Within the PHY




Table 30: Channel, PHY and intra-PHY Skew

Measurement Conditions: PHY Supply 1.8V, HiSpi Power Supply 0.8V, Data Rate 480MHz, DLL set to zero

Data Lane Skew in Reference to Clock	tCHSKEW1PHY	-150	ps
--------------------------------------	-------------	------	----

Table 31: Clock DLL Steps

Measurement Conditions: PHY Supply 1.8V, HiSpi Power Supply 0.8V, Data Rate 480MHz, Data DLL set to zero

Clock DLL Step	1	2	3	4	5	Step
Delay @ 480MHz	0.25	0.375	0.5	0.625	0.75	UI
Eye_opening	0.8544	0.7824	0.71	0.7104	0.686	UI

Note: The Clock DLL Steps 6 and 7 are not recommended by Aptina for the MT9J001 Rev. 2.

Table 32: Data DLL Steps


Measurement Conditions: PHY Supply 1.8V, HiSpi Power Supply 0.8V, Data Rate 480MHz, Clock DLL set to zero

Data DLL Step	1	2	4	6	Step
Delay @ 480MHz	0.25	0.375	0.625	0.875	UI
Eye_opening	0.786	0.8414	0.711	0.6096	UI

Note: The Data DLL Steps 3, 5, and 7 are not recommended by Aptina for the MT9J001 Rev. 2.

Package Dimensions

Figure 54: 48-Pin iLCC Package Outline Drawing



Note: All dimensions in millimeters.



Revision History

Rev. B2/12/09

- Updated to Production
- Updated part numbers for HiSPi bare die and Parallel bare die in Table 1, "Available Part Numbers," on page 1
- Updated values for Responsivity, Dynamic Range, Supply Voltage, and Power Consumption in Table 2, "Key Performance Parameters," on page 1
- Updated first bullet of second paragraph on page 8
- Updated Figure 3: "Typical Configuration: Serial Four-Lane HiSPi Interface," on page 9
- Updated descriptions for TEST, VDD_TX0, and VDD_SLVS_TX; added rows for SLVS pads in Table 3, "Signal Descriptions," on page 11
- Updated first paragraph of "Serial Pixel Data Interface" on page 14
- Added the section "High Speed Serial Pixel Interface" on page 14
- Added the section "Protocol Fundamentals" on page 17
- Updated Figure 13: "Spatial Illustration of Image Readout," on page 18
- Updated Table 4, "Row Timing with HiSPi Interface," on page 20
- Added Table 5, "Row Timing with Parallel Interface," on page 20
- Added Table 6, "Row Timing with Parallel Interface Using Low Power Mode," on page 21
- Added Table 7, "Register Settings for Common Resolutions," on page 22
- Moved section on Registers to a separate document, (MT9J001 Register Reference)
- Updated third paragraph of "Parallel Pixel Data Interface" on page 31
- Updated Figure 25: "Clocking Structure," on page 37
- Added heading "Sensor Readout Configuration" on page 42 to improve organization
- Updated section on "Subsampling" on page 44
- Deleted sections on "Programming Restrictions When Subsampling" and "Binning"
- Updated section on "Power-Up Sequence" on page 61
- Updated section on "Power-Down Sequence" on page 62
- Added Figure 49: "Quantum Efficiency," on page 65
- Added section heading "Electrical Characteristics" on page 66
- Added Table 25, "DC Electrical Definitions and Characteristics" and Table 26, "Parallel Interface Configured to Use Low Power Mode," on page 66
- Updated Table 27, "Two-Wire Serial Register Interface Electrical Characteristics," on page 67
- Updated Table 28, "I/O Timing," on page 68
- Added Figure 52: "HiSPi Eye Diagram for Both Clock and Data Signals," on page 69, Table 29, "HiSPi Rise and Fall Times," on page 69, Figure 53: "HiSPi Skew Between Data Signals Within the PHY," on page 70, Table 30, "Channel, PHY and intra-PHY Skew," on page 70, and Table 32, "Data DLL Steps," on page 70
- Updated Figure 54: "48-Pin iLCC Package Outline Drawing," on page 71

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmktg@aptina.com www.apina.com
Aptina, Aptina Imaging, DigitalClarity, and the Aptina logo are the property of Aptina Imaging Corporation
All other trademarks are the property of their respective owners.



Rev. A	4/22/08
• Initial release	