



1/5-Inch, 1.3-Megapixel CMOS Digital Image Sensor Die

MT9M019

For the product data sheet, refer to Aptina's Web site: www.aplina.com

Features


- DigitalClarity[®] CMOS imaging technology
- Low dark current
- Simple two-wire serial interface
- Auto black level calibration
- Support for external LED or xenon flash
- High frame rate preview mode with arbitrary downsize scaling from maximum resolution
- Programmable controls: gain, frame size/rate, exposure, left-right and top-bottom image reversal, window size, and panning
- SMIA-compatible
- Data interface: CCP2-compliant sub-low-voltage differential signaling (sub-LVDS)
- On-die phase-lock loop (PLL) oscillator
- Bayer pattern downsize scaler
- Superior low-light performance

General Physical Specifications

- Die thickness: 200 μm \pm 12 μm
(Consult factory for die thickness other than 200 μm)
- Back side die surface of bare silicon
- Typical metal 1 thickness: 3.1k \AA
- Typical metal 2 thickness: 3.1k \AA
- Typical metal 3 thickness: 6.1k \AA
- Metallization composition: 99.5% Al and 0.5% Cu over Ti
- Typical topside passivation:
2.2k \AA nitride over 6.0k \AA of undoped oxide
- Passivation openings (MIN): 75 μm x 90 μm

Order Information

- MT9M019D00STCC14BC1



Die Database

- Die outline, see Figure 2 on page 7
- Singulated die size:
4,580 μm \pm 25 μm x 4,620 μm \pm 25 μm
- Bond Pad Location and Identification Tables, see pages 5–6

Options

- Form
 - Die D
- Testing
 - Standard (level 1) probe C1

Notes: 1. Consult die distributor or factory before ordering to verify long-term availability of these die products.

Key Performance Parameters

- Optical format: 1/5-inch SXGA (5:4)
- Active imager size: 2.83mm(H) x 2.27mm(V),
3.63mm diagonal
- Active pixels: 1288H x 1032V
- Pixel size: 2.2 μm x 2.2 μm
- Color filter array: RGB Bayer pattern
- Chief ray angle: 24.77° at 85% image height
- Shutter type: electronic rolling shutter (ERS)
- Maximum data rate: 64 Mp/s at 64 MHz internal clock
- Frame rate
 - SXGA (1280H x 1024V) programmable up to 30 fps
 - VGA (640H x 480V) programmable up to 60 fps
- ADC resolution: 10-bit, on-die (61dB)
- Responsivity: 1.14V/lux-sec at 550nm
- Dynamic range: 67.2dB
- SNR MAX: 36dB
- Supply voltage
 - Analog: 2.40–3.10V (2.80V nominal)
 - Digital: 1.70–1.90V (1.80V nominal)
- Power consumption: 190mW (nominal)
- Operating temperature: –30°C to +70°C



General Description

The Aptina™ MT9M019 die is a 1/5-inch, SXGA-format CMOS active-pixel digital image sensor with a pixel array of 1280H x 1024V (1288H x 1032V including border pixels). It incorporates sophisticated on-die camera functions such as windowing, mirroring, column and row skip modes, and snapshot mode. It is programmable through a simple two-wire serial interface and has very low power consumption.

The MT9M019 digital image sensor features DigitalClarity—our breakthrough, low-noise CMOS imaging technology that achieves CCD image quality (based on signal-to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost, and integration advantages of CMOS.

When operated in its default mode, the sensor generates an SXGA image at 30 frames per second (fps). An on-die analog-to-digital converter (ADC) generates a 10-bit value for each pixel.

Die Testing Procedures

Aptina imager die products are tested with a standard probe (C1) test level. Wafer probe is performed at an elevated temperature to test product functionality in Aptina's standard package. Because the package environment is not within Aptina's control, the user must determine the necessary heat sink requirements to ensure that the die junction temperature remains within specified limits.

Image quality is verified through various imaging tests. The probe functional test flow provides test coverage for the on-die ADC, logic, serial interface bus, and pixel array. Test conditions, margins, limits, and test sequence are determined by individual product yields and reliability data.

Aptina retains a wafer map of each wafer as part of the probe records, along with a lot summary of wafer yields for each lot probed. Aptina reserves the right to change the probe program at any time to improve the reliability, packaged device yield, or performance of the product.

Die users may experience differences in performance relative to Aptina's data sheets. This is due to differences in package capacitance, inductance, resistance, and trace length.

Functional Specifications

The specifications provided in this document are for reference only. For functional and parametric specifications, refer to the product data sheet found on Aptina's Web site.

Bonding Instructions

The MT9M019 imager die has 31 bond pads. Refer to Tables 1 and 2 on pages 5 and 6 for a complete list of bond pads and coordinates.

The MT9M019 imager die does not require the user to determine bond option features.

The die also has several pads defined as "do not use." These pads are used for engineering purposes and should not be used. Bonding these pads could result in a nonfunctional die.



Figure 1 on page 4 shows the MT9M019 typical die connections. For low-noise operation, the MT9M019 die requires separate supplies for analog and digital power. Both power supply rails should be decoupled to ground using ceramic capacitors. Use of inductance filters is not recommended.

All DGND pads must be tied together, as must all AGND pads, all VDD pads, and all VAA pads.

Storage Requirements


Aptina die products are packaged in a cleanroom environment for shipping. Upon receipt, the customer should transfer the die to a similar environment for storage. Aptina recommends the die be maintained in a filtered nitrogen atmosphere until removed for assembly. The moisture content of the storage facility should be maintained at 30% relative humidity $\pm 10\%$. ESD damage precautions are necessary during handling. The die must be in an ESD-protected environment at all times for inspection and assembly.



Operating Modes

By default, the MT9M019 powers up as a SMIA-compatible sensor with the serial pixel data interface enabled. A typical configuration in this mode is shown in Figure 1 on page 4.

Figure 1: Typical Configuration: Serial Pixel Data Interface



- Notes:
1. All power supplies should be adequately decoupled.
 2. Aptina recommends a resistor value of 1.5kΩ, but it may be greater for slower two-wire speed.
 3. These pull-up resistors are not required if the controller drives a valid logic level on SCLK at all times.
 4. VAA and VAAPIX must be tied together.
 5. The GPI pins either can be statically pulled HIGH/LOW and used as module IDs, or they can be programmed to perform special functions (SADDR, STANDBY) and be dynamically controlled.



Bond Pad Location and Identification Tables

Table 1: MT9M019 Bond Pad Location From Center of Pad 1

Pad	MT9M019	"X" ¹ Microns	"Y" ¹ Microns	"X" ¹ Inches	"Y" ¹ Inches
1	DGND3	0.00	0.00	0.0000000	0.0000000
2	VDD2	150.48	0.00	0.0059244	0.0000000
3	RESET# (XSHUTDOWN)	303.90	0.00	0.0119644	0.0000000
4	SCLK	473.82	0.00	0.0186541	0.0000000
5	SDATA	683.12	0.00	0.0268945	0.0000000
6	GPIO ²	871.15	0.00	0.0342970	0.0000000
7	FLASH	1086.32	0.00	0.0427685	0.0000000
8	TEST ³	1274.35	0.00	0.0501711	0.0000000
9	GPI1 ²	1450.14	0.00	0.0570919	0.0000000
10	VAA4	2144.88	0.00	0.0844441	0.0000000
11	VAA3	2295.36	0.00	0.0903685	0.0000000
12	AGND4	2445.84	0.00	0.0962929	0.0000000
13	AGND3	2596.32	0.00	0.1022173	0.0000000
14	DNU ⁴	2746.80	0.00	0.1081417	0.0000000
15	DNU	2897.28	0.00	0.1140661	0.0000000
16	VAAPIX2	3047.76	0.00	0.1199906	0.0000000
17	VAAPIX1	3198.24	0.00	0.1259150	0.0000000
18	AGND2	3198.24	-4338.53	0.1259150	-0.1708083
19	AGND1	3047.76	-4338.53	0.1199906	-0.1708083
20	VAA2	2897.28	-4338.53	0.1140661	-0.1708083
21	VAA1	2746.80	-4338.53	0.1081417	-0.1708083
22	VDDCCP	2291.76	-4338.53	0.0902268	-0.1708083
23	DGND2	2141.28	-4338.53	0.0843024	-0.1708083
24	CLK_N	1923.04	-4338.53	0.0757102	-0.1708083
25	CLK_P	1633.04	-4338.53	0.0642929	-0.1708083
26	DATA_N	1266.40	-4338.53	0.0498583	-0.1708083
27	DATA_P	976.40	-4338.53	0.0384409	-0.1708083
28	VDDPLL	613.44	-4338.53	0.0241512	-0.1708083
29	EXTCLK	-601.04	-4338.53	-0.0236630	-0.1708083
30	VDD1	-783.36	-4338.53	-0.0308409	-0.1708083
31	DGND1	-918.72	-4338.53	-0.0361701	-0.1708083

- Notes:
1. Reference to center of each bond pad from center of bond pad 1.
 2. The GPI pins either can be statically pulled HIGH/LOW and used as module IDs, or they can be programmed to perform special functions (TRIGGER, OE#, STANDBY) and be dynamically controlled.
 3. Must be connected to DGND. Used for manufacturing tests only.
 4. DNU = do not use. See "Bonding Instructions" on page 2.



MT9M019: 1/5-Inch 1.3Mp CMOS Image Sensor Die Bond Pad Location and Identification Tables

Table 2: MT9M019 Bond Pad Location From Center of Die (0, 0)


Pad	MT9M019	"X"1 Microns	"Y"1 Microns	"X"1 Inches	"Y"1 Inches
1	DGND3	-1139.76	2169.27	-0.0448724	0.0854041
2	VDD2	-989.28	2169.27	-0.0389480	0.0854041
3	RESET# (XSHUTDOWN)	-835.87	2169.27	-0.0329081	0.0854041
4	SCLK	-665.95	2169.27	-0.0262183	0.0854041
5	SDATA	-456.64	2169.27	-0.0179780	0.0854041
6	GPI0 ²	-268.62	2169.27	-0.0105754	0.0854041
7	FLASH	-53.44	2169.27	-0.0021039	0.0854041
8	TEST ³	134.59	2169.27	0.0052986	0.0854041
9	GPI1 ²	310.38	2169.27	0.0122195	0.0854041
10	VAA4	1005.12	2169.27	0.0395717	0.0854041
11	VAA3	1155.60	2169.27	0.0454961	0.0854041
12	AGND4	1306.08	2169.27	0.0514205	0.0854041
13	AGND3	1456.56	2169.27	0.0573449	0.0854041
14	DNU ⁴	1607.04	2169.27	0.0632693	0.0854041
15	DNU	1757.52	2169.27	0.0691937	0.0854041
16	VAAPIX2	1908.00	2169.27	0.0751181	0.0854041
17	VAAPIX1	2058.48	2169.27	0.0810425	0.0854041
18	AGND2	2058.48	-2169.27	0.0810425	-0.0854041
19	AGND1	1908.00	-2169.27	0.0751181	-0.0854041
20	VAA2	1757.52	-2169.27	0.0691937	-0.0854041
21	VAA1	1607.04	-2169.27	0.0632693	-0.0854041
22	VDDCCP	1152.00	-2169.27	0.0453543	-0.0854041
23	DGND2	1001.52	-2169.27	0.0394299	-0.0854041
24	CLK_N	783.28	-2169.27	0.0308378	-0.0854041
25	CLK_P	493.28	-2169.27	0.0194205	-0.0854041
26	DATA_N	126.64	-2169.27	0.0049858	-0.0854041
27	DATA_P	-163.36	-2169.27	-0.0064315	-0.0854041
28	VDDPLL	-526.32	-2169.27	-0.0207213	-0.0854041
29	EXTCLK	-1740.80	-2169.27	-0.0685354	-0.0854041
30	VDD1	-1923.12	-2169.27	-0.0757134	-0.0854041
31	DGND1	-2058.48	-2169.27	-0.0810425	-0.0854041

- Notes:
1. Reference to center of each bond pad from center of die (0, 0).
 2. The GPI pins either can be statically pulled HIGH/LOW and used as module IDs, or they can be programmed to perform special functions (TRIGGER, OE#, STANDBY) and be dynamically controlled.
 3. Must be connected to DGND for proper device functionality.
 4. DNU = do not use. See "Bonding Instructions" on page 2.



Die Features

Figure 2: Die Outline (Top View)






Physical Specifications

Table 3: Die Dimensions

Feature	Dimensions
Wafer diameter	200mm (8in)
Die thickness	200 μ m \pm 12 μ m
Singulated die size:	
Width	4,580 μ m \pm 25 μ m
Length	4,620 μ m \pm 25 μ m
Bond pad size (MIN)	85 μ m x 100 μ m (3.35 mil x 3.94 mil)
Passivation openings (MIN)	75 μ m x 90 μ m (2.95 mil x 3.54 mil)
Minimum bond pad pitch	135.36 μ m (5.329 mil)
Optical center:	
Optical center from die center	X = 280.00 μ m, Y = 0.00 μ m
Optical center from center of pad 1	X = 1,419.76 μ m, Y = -2,169.27 μ m
First clear pixel (col. 88, row 40):	
From die center	X = 1,695.90 μ m, Y = 1,133.95 μ m
From center of pad 1	X = 2,835.66 μ m, Y = -1,035.32 μ m
Last clear pixel (col. 1,375, row 1,071):	
From die center	-1,135.51 μ m, Y = -1,134.25 μ m
From center of pad 1	X = 4.26 μ m, Y = -3,303.52 μ m

Figure 3: MT9M019 Die Orientation in Reconstructed Wafer





Revision History

Rev. E		7/10
	<ul style="list-style-type: none"> Updated to Aptina template 	
Rev. D		5/08
	<ul style="list-style-type: none"> Updated template. Corrected die offset coordinates from X = -3.02225μm, Y = -1.54700μm to X = 1.20000mm, Y = -0.540725mm. 	
Rev. C		4/08
	<ul style="list-style-type: none"> Corrected die offset coordinates per new shot map. 	
Rev. B		6/07
	<ul style="list-style-type: none"> Updated part number. Added DigitalClarity to trademarks. 	
Rev. A		10/06
	<ul style="list-style-type: none"> Initial release. 	

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmtg@aptina.com www.apina.com
 Aptina, Aptina Imaging, DigitalClarity, and the Aptina logo are the property of Aptina Imaging Corporation
 All other trademarks are the property of their respective owners.
 Advance: This data sheet contains initial descriptions of products still under development.