

MODEL NAME : LA-F371P non-AR
PCB NO : DAA000EC010
BOM P/N : 431A8C31L01


Dell/Compal Confidential

Schematic Document


Pebble Creek MLK (Kabylake R/U)

2017-11-03

Rev: 1.0





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2015/10/22	Deciphered Date	2013/10/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		P01-Cover Page			
		Size	Document Number		
		LA-F371P			Rev 1.0
		Date:	Tuesday, November 07, 2017		
		Sheet	1	of	65



TABLET

Keyboard





Board ID Table

Vcc	3.3V +/- 5%			
Board ID	R	C	REV	
0	240K +/- 5%	4700p		
1	130K +/- 5%	4700p	Pre-EVT1	
2	62K +/- 5%	4700p	EVT1	
3	33K +/- 5%	4700p	DVT1	
4	8.2K +/- 5%	4700p	DVT2	
5	4.3K +/- 5%	4700p	PVT	
6	2K +/- 5%	4700p		
7	NC			

Board ID Table


Board ID	PCB Revision
0	
1	0.1
2	0.2
3	0.3
4	0.4
5	1.0
6	
7	

USB 3.0

Flexible I/O	Interface	DESTINATION
1	USB 3.0 #1	USB Type-C Port-A
2	USB 3.0 #2/SSIC	NGFF (WWAN)
3	USB 3.0 #3	USB 3.0 Type-A
4	USB 3.0 #4	USB Type-C Port-B
5	PCI-E#1 / USB 3.0#5	Reserved for AR
6	PCI-E#2 / USB 3.0#6	Reserved for AR
7	PCI-E #3	Reserved for AR
8	PCI-E #4	Reserved for AR
9	PCI-E #5	NGFF (WLAN)
10	PCI-E #6	
11	PCI-E #7	NGFF (SSD)
12	PCI-E #8 /SATA #1	NGFF (SSD) #7/#8 2lane PCI-E
13	PCI-E #9	Card Reader
14	PCI-E #10	
15	PCI-E #11	NGFF (WWAN/2nd SSD)
16	PCI-E #12	NGFF (WWAN/2nd SSD)

SMBUS Control Table

	SOURCE	Base	BATT	Charger	XDP	USH	PD Controller	Trinity Dock	P-Sensor	MUX	IMVP	IO Expendor
No use	PCH_SML0CLK PCH_SML0DATA	PCH										
	PCH_SML1CLK PCH_SML1DATA	PCH										
	SMBCLK SMBDATA	PCH			V							
	EC_SMB00_CLK EC_SMB00_DAT	MECS105				V	V			V		
	EC_SMB01_CLK EC_SMB01_DAT	MECS105									V	
	EC_SMB02_CLK EC_SMB02_DAT	MECS105		V								V
	EC_SMB03_CLK EC_SMB03_DAT	MECS105										
	EC_SMB04_CLK EC_SMB04_DAT	MECS105					V		V	V		
	EC_SMB05_CLK EC_SMB05_DAT	MECS105	V					V				
	EC_SMB10_CLK EC_SMB10_DAT	MECS105		V								



Port Mapping USB 2.0 CLK

USB 2.0 PORT#	DESTINATION
1	Type-C Port-A
2	Dock
3	Type-C Port-B
4	WWAN
5	IR CAM
7	WLAN
9	USB Type-A
10	USH

CLK	DIFFERENTIAL	DESTINATION
	CLKOUT_PCIE0	
	CLKOUT_PCIE1	NGFF (WLAN)
	CLKOUT_PCIE2	NGFF (WWAN)
	CLKOUT_PCIE3	SSD
	CLKOUT_PCIE5	Card Reader
	FLEX CLOCKS	DESTINATION
	CLKOUT_LPC_0	ESPI
	CLKOUT_LPC_1	ESPI

Displayport

DDI	DDI PORT#	DESTINATION
	1	USB Type-C Port-B
	2	USB Type-C Port-A


Symbol Note :

@ : means de-pop

⏏ : means Digital Ground


⏏ : means Analog Ground

Type-C PortA



4+2 CPU Option

2+2 CPU Option



X76

DRAM Option (R1) , R3 check P08

DRAM Config Option

(Resistor pop location)

[illegible]

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc. P05-MCP(1/14)DDI,EDP,CS12,EMM	
Issued Date	2015/10/22	Deciphered Date	2013/10/28	Title	Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F371P Date: Tuesday, November 07, 2017 Sheet 5 of 65	

LPDDR3, Ballout for side by side(Non-Interleave)

19	DDR_A_DQS#0..7	<<>>	20	DDR_B_DQS#0..7	<<>>
19	DDR_A_DQS#0..7	<<>>	20	DDR_B_DQS#0..7	<<>>
19	DDR_A_D0..63	<<>>	20	DDR_B_D0..63	<<>>
19,21	DDR_A_CA1_0..9	<<>>	20,21	DDR_B_CA1_0..9	<<>>
19,21	DDR_A_CA2_0..9	<<>>	20,21	DDR_B_CA2_0..9	<<>>

@UCPU1B

SKL-U

DDR_A_D0	AL71	DDR0_CK0[0]	AU53	DDR_A_CLK#0	19,21
DDR_A_D1	AL68	DDR0_CK0[1]	AT53	DDR_A_CLK#1	19,21
DDR_A_D2	AN68	DDR0_CK1[0]	AU55	DDR_A_CLK#2	19,21
DDR_A_D3	AN69	DDR0_CK1[1]	AT55	DDR_A_CLK#3	19,21
DDR_A_D4	AL70	DDR0_CKE[0]	BA56	DDR_A_CKE#0	19,21
DDR_A_D5	AL69	DDR0_CKE[1]	B856	DDR_A_CKE#1	19,21
DDR_A_D6	AN70	DDR0_CKE[2]	AW56	DDR_A_CKE#2	19,21
DDR_A_D7	AN71	DDR0_CKE[3]	AY56	DDR_A_CKE#3	19,21
DDR_A_D8	AR70	DDR0_CS#0	AU45	DDR_A_CS#0	19,21
DDR_A_D9	AR68	DDR0_CS#1	AU43	DDR_A_CS#1	19,21
DDR_A_D10	AU71	DDR0_CS#2	AT45	DDR_A_CS#2	19,21
DDR_A_D11	AU68	DDR0_CS#3	AT43	DDR_A_CS#3	19,21
DDR_A_D12	AR71	DDR0_ODT[0]	BA51	DDR_A_ODT#0	19,21
DDR_A_D13	AR69	DDR0_ODT[1]	B851	DDR_A_ODT#1	19,21
DDR_A_D14	AU70	DDR0_ODT[2]	B852	DDR_A_ODT#2	19,21
DDR_A_D15	AU69	DDR0_ODT[3]	AY52	DDR_A_ODT#3	19,21
DDR_A_D16	B865	DDR0_ODT[4]	AW52	DDR_A_ODT#4	19,21
DDR_A_D17	AW65	DDR0_ODT[5]	AY55	DDR_A_ODT#5	19,21
DDR_A_D18	AW63	DDR0_ODT[6]	AW54	DDR_A_ODT#6	19,21
DDR_A_D19	AY63	DDR0_ODT[7]	BA54	DDR_A_ODT#7	19,21
DDR_A_D20	BA65	DDR0_ODT[8]	BA55	DDR_A_ODT#8	19,21
DDR_A_D21	AY65	DDR0_ODT[9]	AY54	DDR_A_ODT#9	19,21
DDR_A_D22	BA63	DDR0_ODT[10]	AU46	DDR_A_ODT#10	19,21
DDR_A_D23	BA61	DDR0_ODT[11]	AU48	DDR_A_ODT#11	19,21
DDR_A_D24	AW61	DDR0_ODT[12]	AT46	DDR_A_ODT#12	19,21
DDR_A_D25	B859	DDR0_ODT[13]	AT48	DDR_A_ODT#13	19,21
DDR_A_D26	AW59	DDR0_ODT[14]	AY50	DDR_A_ODT#14	19,21
DDR_A_D27	AW39	DDR0_ODT[15]	B850	DDR_A_ODT#15	19,21
DDR_A_D28	AY37	DDR0_ODT[16]	BA50	DDR_A_ODT#16	19,21
DDR_A_D29	AW37	DDR0_ODT[17]	B852	DDR_A_ODT#17	19,21
DDR_A_D30	BA39	DDR0_ODT[18]	AM70	DDR_A_ODT#18	19,21
DDR_A_D31	BA37	DDR0_ODT[19]	AM69	DDR_A_ODT#19	19,21
DDR_A_D32	B837	DDR0_ODT[20]	AT69	DDR_A_ODT#20	19,21
DDR_A_D33	AY35	DDR0_ODT[21]	AT70	DDR_A_ODT#21	19,21
DDR_A_D34	AW35	DDR0_ODT[22]	BA64	DDR_A_ODT#22	19,21
DDR_A_D35	AY33	DDR0_ODT[23]	AY64	DDR_A_ODT#23	19,21
DDR_A_D36	BB35	DDR0_ODT[24]	AY60	DDR_A_ODT#24	19,21
DDR_A_D37	BA35	DDR0_ODT[25]	BA60	DDR_A_ODT#25	19,21
DDR_A_D38	BA33	DDR0_ODT[26]	BA38	DDR_A_ODT#26	19,21
DDR_A_D39	BB33	DDR0_ODT[27]	AY38	DDR_A_ODT#27	19,21
DDR_A_D40	AY31	DDR0_ODT[28]	AY34	DDR_A_ODT#28	19,21
DDR_A_D41	AW31	DDR0_ODT[29]	BA34	DDR_A_ODT#29	19,21
DDR_A_D42	AY29	DDR0_ODT[30]	BA30	DDR_A_ODT#30	19,21
DDR_A_D43	AW29	DDR0_ODT[31]	AY30	DDR_A_ODT#31	19,21
DDR_A_D44	BB31	DDR0_ODT[32]	AY26	DDR_A_ODT#32	19,21
DDR_A_D45	BA31	DDR0_ODT[33]	BA26	DDR_A_ODT#33	19,21
DDR_A_D46	BB29	DDR0_ODT[34]	AW50	DDR_A_ODT#34	19,21
DDR_A_D47	AY27	DDR0_ODT[35]	AT52	DDR_A_ODT#35	19,21
DDR_A_D48	AW27	DDR0_ODT[36]	AY67	DDR_A_ODT#36	19,21
DDR_A_D49	AY25	DDR0_ODT[37]	AY68	DDR_A_ODT#37	19,21
DDR_A_D50	AW25	DDR0_ODT[38]	BA67	DDR_A_ODT#38	19,21
DDR_A_D51	BB27	DDR0_ODT[39]	AW67	DDR_A_ODT#39	19,21
DDR_A_D52	BA27	DDR0_ODT[40]			
DDR_A_D53	BA25	DDR0_ODT[41]			
DDR_A_D54	BB25	DDR0_ODT[42]			
DDR_A_D55	BA25	DDR0_ODT[43]			

SKL-U_BGA1356

2 OF 20

@UCPU1C

SKL-U


DDR_A_D16	AF65	DDR1_CK0[0]	AN45	DDR_B_CLK#0	20,21
DDR_A_D17	AF64	DDR1_CK0[1]	AN46	DDR_B_CLK#1	20,21
DDR_A_D18	AK65	DDR1_CK1[0]	AP45	DDR_B_CLK#2	20,21
DDR_A_D19	AK64	DDR1_CK1[1]	AP46	DDR_B_CLK#3	20,21
DDR_A_D20	AF66	DDR1_CKE[0]	AN56	DDR_B_CKE#0	20,21
DDR_A_D21	AF67	DDR1_CKE[1]	AP56	DDR_B_CKE#1	20,21
DDR_A_D22	AK67	DDR1_CKE[2]	AN55	DDR_B_CKE#2	20,21
DDR_A_D23	AK66	DDR1_CKE[3]	AP53	DDR_B_CKE#3	20,21
DDR_A_D24	AF70	DDR1_CS#0	BB42	DDR_B_CS#0	20,21
DDR_A_D25	AF68	DDR1_CS#1	AY42	DDR_B_CS#1	20,21
DDR_A_D26	AH71	DDR1_CS#2	BA42	DDR_B_CS#2	20,21
DDR_A_D27	AH68	DDR1_CS#3	AW42	DDR_B_CS#3	20,21
DDR_A_D28	AF71	DDR1_ODT[0]	BA44	DDR_B_ODT#0	20,21
DDR_A_D29	AF69	DDR1_ODT[1]	AW44	DDR_B_ODT#1	20,21
DDR_A_D30	AH70	DDR1_ODT[2]	AY48	DDR_B_ODT#2	20,21
DDR_A_D31	AH69	DDR1_ODT[3]	AP50	DDR_B_ODT#3	20,21
DDR_A_D32	AT66	DDR1_ODT[4]	BA48	DDR_B_ODT#4	20,21
DDR_A_D33	AU66	DDR1_ODT[5]	B848	DDR_B_ODT#5	20,21
DDR_A_D34	AP65	DDR1_ODT[6]	AP48	DDR_B_ODT#6	20,21
DDR_A_D35	AN65	DDR1_ODT[7]	AP42	DDR_B_ODT#7	20,21
DDR_A_D36	AN66	DDR1_ODT[8]	AN50	DDR_B_ODT#8	20,21
DDR_A_D37	AT66	DDR1_ODT[9]	AN48	DDR_B_ODT#9	20,21
DDR_A_D38	AT65	DDR1_ODT[10]	AN53	DDR_B_ODT#10	20,21
DDR_A_D39	AU65	DDR1_ODT[11]	AN52	DDR_B_ODT#11	20,21
DDR_A_D40	AU61	DDR1_ODT[12]	BA43	DDR_B_ODT#12	20,21
DDR_A_D41	AN60	DDR1_ODT[13]	AY43	DDR_B_ODT#13	20,21
DDR_A_D42	AN61	DDR1_ODT[14]	AY44	DDR_B_ODT#14	20,21
DDR_A_D43	AT60	DDR1_ODT[15]	AW44	DDR_B_ODT#15	20,21
DDR_A_D44	AT60	DDR1_ODT[16]	B844	DDR_B_ODT#16	20,21
DDR_A_D45	AU60	DDR1_ODT[17]	AY47	DDR_B_ODT#17	20,21
DDR_A_D46	AU40	DDR1_ODT[18]	BA44	DDR_B_ODT#18	20,21
DDR_A_D47	AT40	DDR1_ODT[19]	AW46	DDR_B_ODT#19	20,21
DDR_A_D48	AT37	DDR1_ODT[20]	AY46	DDR_B_ODT#20	20,21
DDR_A_D49	AT37	DDR1_ODT[21]	BA46	DDR_B_ODT#21	20,21
DDR_A_D50	AR40	DDR1_ODT[22]	B846	DDR_B_ODT#22	20,21
DDR_A_D51	AP40	DDR1_ODT[23]	BA47	DDR_B_ODT#23	20,21
DDR_A_D52	AP37	DDR1_ODT[24]	AY46	DDR_B_ODT#24	20,21
DDR_A_D53	AR37	DDR1_ODT[25]	AH66	DDR_B_ODT#25	20,21
DDR_A_D54	AT33	DDR1_ODT[26]	AH65	DDR_B_ODT#26	20,21
DDR_A_D55	AU33	DDR1_ODT[27]	AG69	DDR_B_ODT#27	20,21
DDR_A_D56	AT30	DDR1_ODT[28]	AG70	DDR_B_ODT#28	20,21
DDR_A_D57	AT30	DDR1_ODT[29]	AR65	DDR_B_ODT#29	20,21
DDR_A_D58	AR33	DDR1_ODT[30]	AR65	DDR_B_ODT#30	20,21
DDR_A_D59	AP33	DDR1_ODT[31]	AR61	DDR_B_ODT#31	20,21
DDR_A_D60	AP30	DDR1_ODT[32]	AR61	DDR_B_ODT#32	20,21
DDR_A_D61	AP30	DDR1_ODT[33]	AR60	DDR_B_ODT#33	20,21
DDR_A_D62	AT27	DDR1_ODT[34]	AT39	DDR_B_ODT#34	20,21
DDR_A_D63	AT25	DDR1_ODT[35]	AR30	DDR_B_ODT#35	20,21
DDR_A_D64	AP27	DDR1_ODT[36]	AR27	DDR_B_ODT#36	20,21
DDR_A_D65	AN25	DDR1_ODT[37]	AR22	DDR_B_ODT#37	20,21
DDR_A_D66	AP25	DDR1_ODT[38]	AR21	DDR_B_ODT#38	20,21
DDR_A_D67	AT22	DDR1_ODT[39]	AN43	DDR_B_ODT#39	20,21
DDR_A_D68	AU21	DDR1_ODT[40]	AP43	DDR_B_ODT#40	20,21
DDR_A_D69	AT21	DDR1_ODT[41]	AT13	DDR_B_ODT#41	20,21
DDR_A_D70	AN22	DDR1_ODT[42]	DRAM_RESET#	DDR_B_ODT#42	20,21
DDR_A_D71	AP22	DDR1_ODT[43]	DDR_RCOMP[0]	DDR_B_ODT#43	20,21
DDR_A_D72	AN21	DDR1_ODT[44]	DDR_RCOMP[1]	DDR_B_ODT#44	20,21
DDR_A_D73	AP21	DDR1_ODT[45]	DDR_RCOMP[2]	DDR_B_ODT#45	20,21

SKL-U_BGA1356

3 OF 20


DDR CH - A

DDR CH - B



Use SA00005U600











LPDDR3 COMPENSATION SIGNALS





CAD Note:
Trace width=12~15 mil, Spacing=20 mils
Max trace length= 500 mil












Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2015/10/22		Deciphered Date		2013/10/28		Title	
								P06-MCP(2/14)LPDDR3	
								Size Document Number	
								LA-F371P	
								Rev 1.0	
								Date: Tuesday, November 07, 2017	
								Sheet 6 of 65	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.











TPM BOM Optional

TPM_DET	
TPM	1 = W/TPM 0 = W/O TPM

TOP SWAP STRAP	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE

Flash Descriptor Security	
HIGH	DISABLE
LOW(DEFAULT)	ENABLE

Security Classification		Compal Secret Data	
Issued Date	2015/10/22	Deciphered Date	2013/10/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
DELL CONFIDENTIAL/PROPRIETARY		Compal Electronics, Inc.	
Title		P11-MCP(7/14)MISC,JTAG,HDA,SDIO	
Size		Document Number	
Date		Rev	
Tuesday, November 07, 2017		11 of 65	




DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Security Classification	Compal Secret Data		Title	
Issued Date	2015/10/22	Deciphered Date	2013/10/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev
				1.0
				Date: Tuesday, November 07, 2017
				Sheet 13 of 65


PSC(Primary side cap) : Place as close to the package as possible
BSC(Backside cap) : Place on secondary side, underneath the package

Component placement order:
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source


+VCC_CORE: 0.55~1.5V, 29A
+VCC_EDRAM: 1V, 2.5A
+V1.8S_EDRAM: 1.8V, 50mA
+VCC_EOPIO: 0.8~1V, 2A




SVID ALERT



SVID DATA



SVID CLK



CDI#61280
10.2.7 SVID Topology
Table 10-9. SVID Bus Routing Guidelines
need double pull high


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Security Classification	Compal Secret Data			Title		
Issued Date	2015/10/22	Deciphered Date	2013/10/28	P14-MCP(10/14)PWR-VCC CORE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F371P	1.0
				Date:	Tuesday, November 07, 2017	Sheet 14 of 65


A

1



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

PCH PWR




DELL CONFIDENTIAL/PROPRIETARY


Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.	
Issued Date	2015/10/22	Deciphered Date	2013/10/28	Size
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DESIGN (R&D) EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F371P
				Rev 1.0
				Date: Tuesday, November 07, 2017
				Sheet 17 of 65

R1: PR408,PR411 ; R2: PR417,PR418 ; R3,PR419,PR420 ; R4: PR423 ; R5: PR424




VREF traces should be at least 20 mils wide with 20 mils spacing to other signals/planes.















eDP BackLight Power



BackLight PWM Control








eDP Conn





Truth Table for EDP_ID/TS_ID0

Touch Controller	Panel	EDP_ID0	TS_ID0
TPK	SHARP	LOW	LOW
Laibao	SHARP	LOW	High
HH	BOE	High	LOW
Reserved		High	High





uSIM CONN




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/10/22	Deciphered Date	2013/10/28	Title P26-SIM Card CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-F371P		1.0
				Date:	Tuesday, November 07, 2017	Sheet 26 of 65

Card Reader


- 1)Placing the RTS5242 chip and flash card socket locate to suit trace routing for SI / EMI / ESD.
- 2)Keep bulk and de-coupling capacitors as close as possible to the RTS5242 chip and flash card socket.

■ Bulk capacitor for Card 3V3 place closed to flash card socket.

■ Bulk capacitor for 3V3_IN / 3V3aux / DV12S place closed to RTS5242 chip.
- 3)Keep damping resistor (ex, for SD CLK / MS CLK) as close as possible to the RTS5242 chip.
- 4)Keep these capacitors for SD card / MS card signals as close as possible to flash card socket.




Security Classification		Compal Secret Data		Title	
Issued Date	2015/10/22	Deciphered Date	2013/10/28	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P27-Card Reader(RT5242)	
Size	Document Number	Rev		1.0	
Date:	Tuesday, November 07, 2017	Sheet	27	of 65	




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/22	Deciphered Date	2013/10/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F371P
				Rev 1.0
				Date: Tuesday, November 07, 2017
				Sheet 28 of 65

Int. Speaker Conn.


40mil = For 4ohm 3W Speaker









Universal Audio Jack




Universal Audio Jack CONN








RE196	CE78	REV
240K	4700p	U2+2
130K	4700p	
62K	4700p	U4+2
33K	4700p	
8.2K	4700p	
4.3K	4700p	
2K	4700p	
1K	4700p	




RE264	CE87	REV
240K	4700p	Single Port ACE w/o AR
130K	4700p	Single Port ACE w/ AR
62K	4700p	Dual Port ACE w/o AR
33K	4700p	Dual Port ACE w/ AR
8.2K	4700p	Dual Port ACE (w/AR +w/o AR)
4.3K	4700p	
2K	4700p	
1K	4700p	


8M Rear Camera (WF)




5M Front Camera (UF)
DF37NC-30DS-0.4V(51)




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/10/22	Deciphered Date	2013/10/28	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE EXCEPT BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P33-World/User Camera		
				Size	Document Number	Rev 1.0
				LA-F371P		
Date:	Tuesday, November 07, 2017	Sheet	33	of	65	







For "-D" version only
 Factory Set Device Configurations 7
 Infinite boot retry from Flash to Host I/F cycles.
 DIV=RT106/(RT105+RT106)
 between 0.7-1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2015/10/22		2013/10/28		P36-PD Controller TI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	
C	LA-F371P			1.0	
Date:	Tuesday, November 07, 2017			Sheet	36 of 65




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/10/22	Deciphered Date	2013/10/28	Title P38-DDI WiGig MUX		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-F371P	Rev L0
				Date: Tuesday, November 07, 2017	Sheet 38 of 65	





2.1A / Channel

USB Power Share





CTL1	CTL2	CTL3	ILIM_SEL	MODE
0	1	1	0	DCP_Auto
0	1	1	1	DCP_Auto
1	1	1	0	SDP
1	1	1	1	CDP

USB TYPE-A CONN





Tunable IC



RF conn for WWAN



SCREW HOLE




RTC




SATA LED

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/10/22	Deciphered Date	2013/10/28	Title	P42-RTC, VOL SW, SCREWH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				LA-F371P		
Date: Tuesday, November 07, 2017				Sheet	42	of 65


USH CONN




Docking CONN




FAN CONN







UART BIOS debug



ESPI BIOS debug




IR CAM CONN




Security Classification	Compal Secret Data	Document Number	LA-F371P
Issued Date	2015/10/22	Deciphered Date	2013/10/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.		Title	P43-IOB CONN/IR CAM
		Size	43 of 65
		Date	Tuesday, November 07, 2017
		Sheet	43 of 65
		Rev	1.0


+5V RUN




Touch Screen Load Switch Card Reader Load Switch




Deeper Sleep, SSD Load Switch




+5V Audio , 3V Run





WLAN/WWAN Load Switch



3V_Audio, 1.8V_Audio Load Switch




+1.8VA Discharge




Security Classification		Compal Secret Data		P44-DC/DC Interface 1	
Issued Date		2015/10/22		Deciphered Date	
				2013/10/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				P44-DC/DC Interface 1	
				Size	
Document Number		Rev		1.0	
LA-F371P		Date		Tuesday, November 07, 2017	
Sheet		44		of 65	

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

+1.0V_VCCST source




+VCCPLL_OC source




+1.0V_MPHYGT source



+1.0V_VCCSTG source




+5V_Dock source




Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY		
Issued Date	2015/10/22	Deciphered Date	2013/10/28	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				P45-DC/DC Interface 2		
				Size	Document Number	Rev
				LA-F371P		1.0
Date:		Tuesday, November 07, 2017	Sheet	45	of 65	

Pebble Creek MLK Power Block - Tablet




Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	201406/20	Deciphered Date	201506/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DIVISION OF COMPUL ELECTRONICS, INC. TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. ANY INFORMATION CONTAINED HEREIN IS UNCLASSIFIED BY COMPUL ELECTRONICS, INC. ON 06/20/2015.			PWR POWER BLOCK DIAGRAM	
Doc	Design Number	Rev		
001	001	1.0		

Pebble Creek MLK Power Path Block






Function feild:
Power Path(37.1), EMC Part(47.1). 3VLD0(35.27/35.28)


Type C adapter input_1



Type C adapter input 2



Security Classification	Compal Secret Data		Title	
Issued Date	20110602	Deciphered Date	2013/10/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REPRODUCTION OR TRANSMISSION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET IS NOT TO BE USED FOR ANY PURPOSE OTHER THAN THAT AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THE SHEET THE INFORMATION IT CONTAINS MAY BE USED OR BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			PWR DC/DCIN/Power Path	
			Doc. Number	Rev. 1
			LA-F371P	
			Created: 06/02/2011	23/04/2013




FUNCTION TABLE

INPUTS			OUTPUTS
CLR	A	B	Q
L	X	X	L
X	H	X	L ⁽¹⁾
X	X	L	L ⁽¹⁾
H	L	↑	⌋
H	↓	H	⌋
↑	L	H	⌋




LCD driver controller(35.31), Support component(35.32)

Current: $11.1\text{mA} \times 8 = 88.8\text{mA}$
Max Voltage: $6.2\text{V} \times 6 = 37.2\text{V}$




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	
				1.0	
				Date: Tuesday, November 07, 2017	
				Sheet 51 of 65	

3V/5V controller(35.1), Support component(35.2)



Security Classification	Compal Secret Data			Title	Compal Electronics, Inc.		
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Size	PWR +3V(NB680)+5V(NB679)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND VALUABLE INFORMATION. THIS INFORMATION SHALL BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0		
				Date:	Tuesday, November 07, 2017		
				Sheet	52 of 66		

+1.2V_DDR controller(35.3), Support component(35.4)




Mode	EN1	EN2	VDDQ	VTT
S0	H	H	on	on
S3	L	H	on	off
S4/S5	L	L	off	off
Note: S3 - sleep ; S5 - power off				

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/10	Deciphered Date	2014/05/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.2V_DDR(NB685)	
				Size	Document Number
				Date:	Tuesday, November 07, 2017
				Sheet	53 of 65
				Rev	1.0



Module Design

+1.0VA controller(35.5), Support component(35.6)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/17	Deciphered Date	2014/12/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.0VA(SY8286RAC)	
Size		Document Number		Rev	
LA-F371P		1.0		Date:	
Tuesday, November 07, 2017		Sheet		54 of 65	


+1.8VS controller(35.13), Support component(35.14)



+1.0V_PRIM_CORE controller(35.7), Support component(35.8)






+1.0V_PRIM_CORE controller(35.7), Support component(35.8)



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/10/17	Deciphered Date	2014/12/05	Title	PWR_VCCIO/PRIM(TPS62134*2)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F371P	1.0
				Date:	Tuesday, November 07, 2017	Sheet 56 of 65


VCC_CORE Dr. MOS (36.2), Support component(36.3)




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title PWR_+VCORE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Revision
					LA-F371P	1
				Date:	Tuesday, November 07, 2017	Sheet 58 of 65

VCC_GT/SA Dr. MOS (36.2), Support component(36.3)

CPU_B+




CPU_B+



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR_VCORE, +VCCSA		
				Size	Document Number	Rev
					LA-F371P	1.0
Date: Tuesday, November 07, 2017				Sheet	59	of 65

VCC_CORE output cap(36.4), VCC_GT output cap(36.5), VCC_SA output cap(36.6), VCCIA_GT out cap(36.7)


+VCC_CORE



+VCC_CORE_U22
220uF_B2 X 2 (NC X 2)
47uF_0805 X 6 (NC X 2)
47uF_0603 X 10
10uF_0402 X 4
1uF_0201 X 33

+VCC_CORE_U42
220uF_B2 X 3 (NC X 1)
47uF_0805 X 6 (NC X 2)
47uF_0603 X 10
10uF_0402 X 4
1uF_0201 X 33


+VCC_SA



+VCC_SA_U22
220uF_B2 X 0 (NC X 1)
47uF_0805 X 3
47uF_0603 X 3 (NC X 3)
1uF_0201 X 7

+VCC_SA_U42
220uF_B2 X 0 (NC X 1)
47uF_0805 X 3
47uF_0603 X 3 (NC X 3)
1uF_0201 X 7

+VCC_GT




+VCC_GT_U22
220uF_B2 X 1 (NC X 2)
47uF_0805 X 5 (NC X 5)
47uF_0603 X 6 (NC X 20)
10uF_0402 X 4 (NC X 4)
1uF_0201 X 14


+VCC_GT_U42
220uF_B2 X 2 (NC X 1)
47uF_0805 X 5 (NC X 5)
47uF_0603 X 6 (NC X 20)
10uF_0402 X 4 (NC X 4)
1uF_0201 X 14


Prepare footprint for audio noise modify


+VCCIA_GT




+VCCIA_GT
47uF_0805 X 1 (NC X 1)
47uF_0603 X 3 (NC X 4)
1uF_0201 X 20









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/22	Discontinued Date	2015/10/28	Ver	P65-PWR Sequence Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	1.0		
Page	1	Page	1		